{"record_type":"pith_number_record","schema_url":"https://pith.science/schemas/pith-number/v1.json","pith_number":"pith:2018:XDG66KQDDP5ISOYJFG6DN4ADEF","short_pith_number":"pith:XDG66KQD","schema_version":"1.0","canonical_sha256":"b8cdef2a031bfa893b0929bc36f003214476c41775ab3e55ca306b0b4a523857","source":{"kind":"arxiv","id":"1811.02883","version":2},"attestation_state":"computed","paper":{"title":"SCALE-Sim: Systolic CNN Accelerator Simulator","license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","headline":"","cross_cats":["cs.AR"],"primary_cat":"cs.DC","authors_text":"Ananda Samajdar, Matthew Mattina, Paul Whatmough, Tushar Krishna, Yuhao Zhu","submitted_at":"2018-10-16T22:33:46Z","abstract_excerpt":"Systolic Arrays are one of the most popular compute substrates within Deep Learning accelerators today, as they provide extremely high efficiency for running dense matrix multiplications. However, the research community lacks tools to insights on both the design trade-offs and efficient mapping strategies for systolic-array based accelerators. We introduce Systolic CNN Accelerator Simulator (SCALE-Sim), which is a configurable systolic array based cycle accurate DNN accelerator simulator. SCALE-Sim exposes various micro-architectural features as well as system integration parameters to the des"},"verification_status":{"content_addressed":true,"pith_receipt":true,"author_attested":false,"weak_author_claims":0,"strong_author_claims":0,"externally_anchored":false,"storage_verified":false,"citation_signatures":0,"replication_records":0,"graph_snapshot":true,"references_resolved":false,"formal_links_present":false},"canonical_record":{"source":{"id":"1811.02883","kind":"arxiv","version":2},"metadata":{"license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","primary_cat":"cs.DC","submitted_at":"2018-10-16T22:33:46Z","cross_cats_sorted":["cs.AR"],"title_canon_sha256":"5aca3643619a6a193c4b437a878814679ed894f2580bbc313fc8686b77c92664","abstract_canon_sha256":"b8fbeaa94b7ce486c3ff19b2d14a2f2ba6a1c0a89e3aaaa544c9c4ffbacca1ea"},"schema_version":"1.0"},"receipt":{"kind":"pith_receipt","key_id":"pith-v1-2026-05","algorithm":"ed25519","signed_at":"2026-05-17T23:54:53.469995Z","signature_b64":"jR5fz/uQGhE2KkBmDC/gWqqmz2F/3tcIB9ldVlt08e0NvgrlYz2j7z5PYt/EE1/Er3RILXMwqemCwJOeaQrtCg==","signed_message":"canonical_sha256_bytes","builder_version":"pith-number-builder-2026-05-17-v1","receipt_version":"0.3","canonical_sha256":"b8cdef2a031bfa893b0929bc36f003214476c41775ab3e55ca306b0b4a523857","last_reissued_at":"2026-05-17T23:54:53.469449Z","signature_status":"signed_v1","first_computed_at":"2026-05-17T23:54:53.469449Z","public_key_fingerprint":"8d4b5ee74e4693bcd1df2446408b0d54"},"graph_snapshot":{"paper":{"title":"SCALE-Sim: Systolic CNN Accelerator Simulator","license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","headline":"","cross_cats":["cs.AR"],"primary_cat":"cs.DC","authors_text":"Ananda Samajdar, Matthew Mattina, Paul Whatmough, Tushar Krishna, Yuhao Zhu","submitted_at":"2018-10-16T22:33:46Z","abstract_excerpt":"Systolic Arrays are one of the most popular compute substrates within Deep Learning accelerators today, as they provide extremely high efficiency for running dense matrix multiplications. However, the research community lacks tools to insights on both the design trade-offs and efficient mapping strategies for systolic-array based accelerators. We introduce Systolic CNN Accelerator Simulator (SCALE-Sim), which is a configurable systolic array based cycle accurate DNN accelerator simulator. SCALE-Sim exposes various micro-architectural features as well as system integration parameters to the des"},"claims":{"count":0,"items":[],"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"source":{"id":"1811.02883","kind":"arxiv","version":2},"verdict":{"id":null,"model_set":{},"created_at":null,"strongest_claim":"","one_line_summary":"","pipeline_version":null,"weakest_assumption":"","pith_extraction_headline":""},"references":{"count":0,"sample":[],"resolved_work":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57","internal_anchors":0},"formal_canon":{"evidence_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"author_claims":{"count":0,"strong_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"builder_version":"pith-number-builder-2026-05-17-v1"},"aliases":[{"alias_kind":"arxiv","alias_value":"1811.02883","created_at":"2026-05-17T23:54:53.469550+00:00"},{"alias_kind":"arxiv_version","alias_value":"1811.02883v2","created_at":"2026-05-17T23:54:53.469550+00:00"},{"alias_kind":"doi","alias_value":"10.48550/arxiv.1811.02883","created_at":"2026-05-17T23:54:53.469550+00:00"},{"alias_kind":"pith_short_12","alias_value":"XDG66KQDDP5I","created_at":"2026-05-18T12:33:01.666342+00:00"},{"alias_kind":"pith_short_16","alias_value":"XDG66KQDDP5ISOYJ","created_at":"2026-05-18T12:33:01.666342+00:00"},{"alias_kind":"pith_short_8","alias_value":"XDG66KQD","created_at":"2026-05-18T12:33:01.666342+00:00"}],"events":[],"event_summary":{},"paper_claims":[],"inbound_citations":{"count":6,"internal_anchor_count":3,"sample":[{"citing_arxiv_id":"2405.13170","citing_title":"FEATHER: A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching","ref_index":46,"is_internal_anchor":true},{"citing_arxiv_id":"2605.21312","citing_title":"Frontier: Towards Comprehensive and Accurate LLM Inference Simulation","ref_index":40,"is_internal_anchor":true},{"citing_arxiv_id":"2603.25969","citing_title":"FireBridge: Cycle-Accurate Hardware + Firmware Co-Verification for Modern Accelerators","ref_index":11,"is_internal_anchor":true},{"citing_arxiv_id":"2604.26103","citing_title":"AMMA: A Multi-Chiplet Memory-Centric Architecture for Low-Latency 1M Context Attention Serving","ref_index":51,"is_internal_anchor":false},{"citing_arxiv_id":"2604.09073","citing_title":"DRIFT: Harnessing Inherent Fault Tolerance for Efficient and Reliable Diffusion Model Inference","ref_index":60,"is_internal_anchor":false},{"citing_arxiv_id":"2604.18764","citing_title":"CHICO-Agent: An LLM Agent for the Cross-layer Optimization of 2.5D and 3D Chiplet-based Systems","ref_index":13,"is_internal_anchor":false}]},"formal_canon":{"evidence_count":0,"sample":[],"anchors":[]},"links":{"html":"https://pith.science/pith/XDG66KQDDP5ISOYJFG6DN4ADEF","json":"https://pith.science/pith/XDG66KQDDP5ISOYJFG6DN4ADEF.json","graph_json":"https://pith.science/api/pith-number/XDG66KQDDP5ISOYJFG6DN4ADEF/graph.json","events_json":"https://pith.science/api/pith-number/XDG66KQDDP5ISOYJFG6DN4ADEF/events.json","paper":"https://pith.science/paper/XDG66KQD"},"agent_actions":{"view_html":"https://pith.science/pith/XDG66KQDDP5ISOYJFG6DN4ADEF","download_json":"https://pith.science/pith/XDG66KQDDP5ISOYJFG6DN4ADEF.json","view_paper":"https://pith.science/paper/XDG66KQD","resolve_alias":"https://pith.science/api/pith-number/resolve?arxiv=1811.02883&json=true","fetch_graph":"https://pith.science/api/pith-number/XDG66KQDDP5ISOYJFG6DN4ADEF/graph.json","fetch_events":"https://pith.science/api/pith-number/XDG66KQDDP5ISOYJFG6DN4ADEF/events.json","actions":{"anchor_timestamp":"https://pith.science/pith/XDG66KQDDP5ISOYJFG6DN4ADEF/action/timestamp_anchor","attest_storage":"https://pith.science/pith/XDG66KQDDP5ISOYJFG6DN4ADEF/action/storage_attestation","attest_author":"https://pith.science/pith/XDG66KQDDP5ISOYJFG6DN4ADEF/action/author_attestation","sign_citation":"https://pith.science/pith/XDG66KQDDP5ISOYJFG6DN4ADEF/action/citation_signature","submit_replication":"https://pith.science/pith/XDG66KQDDP5ISOYJFG6DN4ADEF/action/replication_record"}},"created_at":"2026-05-17T23:54:53.469550+00:00","updated_at":"2026-05-17T23:54:53.469550+00:00"}