{"record_type":"pith_number_record","schema_url":"https://pith.science/schemas/pith-number/v1.json","pith_number":"pith:2023:YKDYWC3ZFMST7NM3QJPEV4BDFN","short_pith_number":"pith:YKDYWC3Z","schema_version":"1.0","canonical_sha256":"c2878b0b792b253fb59b825e4af0232b7dff8a1e6227cd53621145b01b2358db","source":{"kind":"arxiv","id":"2310.04535","version":2},"attestation_state":"computed","paper":{"title":"LLM4DV: Using Large Language Models for Hardware Test Stimuli Generation","license":"http://creativecommons.org/licenses/by/4.0/","headline":"","cross_cats":["cs.AR"],"primary_cat":"cs.LG","authors_text":"Balint Szekely, Greg Chadwick, Hugo McNally, Jianyi Cheng, Pedro Gimenes, Robert Mullins, Yiren Zhao, Zixi Zhang","submitted_at":"2023-10-06T19:02:04Z","abstract_excerpt":"Hardware design verification (DV) is a process that checks the functional equivalence of a hardware design against its specifications, improving hardware reliability and robustness. A key task in the DV process is the test stimuli generation, which creates a set of conditions or inputs for testing. These test conditions are often complex and specific to the given hardware design, requiring substantial human engineering effort to optimize. We seek a solution of automated and efficient testing for arbitrary hardware designs that takes advantage of large language models (LLMs). LLMs have already "},"verification_status":{"content_addressed":true,"pith_receipt":true,"author_attested":false,"weak_author_claims":0,"strong_author_claims":0,"externally_anchored":false,"storage_verified":false,"citation_signatures":0,"replication_records":0,"graph_snapshot":true,"references_resolved":false,"formal_links_present":false},"canonical_record":{"source":{"id":"2310.04535","kind":"arxiv","version":2},"metadata":{"license":"http://creativecommons.org/licenses/by/4.0/","primary_cat":"cs.LG","submitted_at":"2023-10-06T19:02:04Z","cross_cats_sorted":["cs.AR"],"title_canon_sha256":"f7e7f1091347390c4d434ff1b23b0a7ab5595a9907011e013853a8a658185163","abstract_canon_sha256":"d7f49042e6ffe653165241ab0613e7fab00cc70192d6910e2cc82075266bd945"},"schema_version":"1.0"},"receipt":{"kind":"pith_receipt","key_id":"pith-v1-2026-05","algorithm":"ed25519","signed_at":"2026-07-05T10:38:31.230370Z","signature_b64":"HeIcohhfkCoaRc0z0bWI8EL7marUsz8ofyZXra4Y3pk9Y0+S326DfZdLO1eKb48hGyBpjATLA2SgxJrc4mfRBA==","signed_message":"canonical_sha256_bytes","builder_version":"pith-number-builder-2026-05-17-v1","receipt_version":"0.3","canonical_sha256":"c2878b0b792b253fb59b825e4af0232b7dff8a1e6227cd53621145b01b2358db","last_reissued_at":"2026-07-05T10:38:31.229895Z","signature_status":"signed_v1","first_computed_at":"2026-07-05T10:38:31.229895Z","public_key_fingerprint":"8d4b5ee74e4693bcd1df2446408b0d54"},"graph_snapshot":{"paper":{"title":"LLM4DV: Using Large Language Models for Hardware Test Stimuli Generation","license":"http://creativecommons.org/licenses/by/4.0/","headline":"","cross_cats":["cs.AR"],"primary_cat":"cs.LG","authors_text":"Balint Szekely, Greg Chadwick, Hugo McNally, Jianyi Cheng, Pedro Gimenes, Robert Mullins, Yiren Zhao, Zixi Zhang","submitted_at":"2023-10-06T19:02:04Z","abstract_excerpt":"Hardware design verification (DV) is a process that checks the functional equivalence of a hardware design against its specifications, improving hardware reliability and robustness. A key task in the DV process is the test stimuli generation, which creates a set of conditions or inputs for testing. These test conditions are often complex and specific to the given hardware design, requiring substantial human engineering effort to optimize. We seek a solution of automated and efficient testing for arbitrary hardware designs that takes advantage of large language models (LLMs). LLMs have already "},"claims":{"count":0,"items":[],"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"source":{"id":"2310.04535","kind":"arxiv","version":2},"verdict":{"id":null,"model_set":{},"created_at":null,"strongest_claim":"","one_line_summary":"","pipeline_version":null,"weakest_assumption":"","pith_extraction_headline":""},"integrity":{"clean":true,"summary":{"advisory":0,"critical":0,"by_detector":{},"informational":0},"endpoint":"/pith/2310.04535/integrity.json","findings":[],"available":true,"detectors_run":[],"snapshot_sha256":"c28c3603d3b5d939e8dc4c7e95fa8dfce3d595e45f758748cecf8e644a296938"},"references":{"count":0,"sample":[],"resolved_work":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57","internal_anchors":0},"formal_canon":{"evidence_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"author_claims":{"count":0,"strong_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"builder_version":"pith-number-builder-2026-05-17-v1"},"aliases":[{"alias_kind":"arxiv","alias_value":"2310.04535","created_at":"2026-07-05T10:38:31.229953+00:00"},{"alias_kind":"arxiv_version","alias_value":"2310.04535v2","created_at":"2026-07-05T10:38:31.229953+00:00"},{"alias_kind":"doi","alias_value":"10.48550/arxiv.2310.04535","created_at":"2026-07-05T10:38:31.229953+00:00"},{"alias_kind":"pith_short_12","alias_value":"YKDYWC3ZFMST","created_at":"2026-07-05T10:38:31.229953+00:00"},{"alias_kind":"pith_short_16","alias_value":"YKDYWC3ZFMST7NM3","created_at":"2026-07-05T10:38:31.229953+00:00"},{"alias_kind":"pith_short_8","alias_value":"YKDYWC3Z","created_at":"2026-07-05T10:38:31.229953+00:00"}],"events":[],"event_summary":{},"paper_claims":[],"inbound_citations":{"count":1,"internal_anchor_count":1,"sample":[{"citing_arxiv_id":"2508.14414","citing_title":"Wit-HW: Bug Localization in Hardware Design Code via Witness Test Case Generation","ref_index":36,"is_internal_anchor":true}]},"formal_canon":{"evidence_count":0,"sample":[],"anchors":[]},"links":{"html":"https://pith.science/pith/YKDYWC3ZFMST7NM3QJPEV4BDFN","json":"https://pith.science/pith/YKDYWC3ZFMST7NM3QJPEV4BDFN.json","graph_json":"https://pith.science/api/pith-number/YKDYWC3ZFMST7NM3QJPEV4BDFN/graph.json","events_json":"https://pith.science/api/pith-number/YKDYWC3ZFMST7NM3QJPEV4BDFN/events.json","paper":"https://pith.science/paper/YKDYWC3Z"},"agent_actions":{"view_html":"https://pith.science/pith/YKDYWC3ZFMST7NM3QJPEV4BDFN","download_json":"https://pith.science/pith/YKDYWC3ZFMST7NM3QJPEV4BDFN.json","view_paper":"https://pith.science/paper/YKDYWC3Z","resolve_alias":"https://pith.science/api/pith-number/resolve?arxiv=2310.04535&json=true","fetch_graph":"https://pith.science/api/pith-number/YKDYWC3ZFMST7NM3QJPEV4BDFN/graph.json","fetch_events":"https://pith.science/api/pith-number/YKDYWC3ZFMST7NM3QJPEV4BDFN/events.json","actions":{"anchor_timestamp":"https://pith.science/pith/YKDYWC3ZFMST7NM3QJPEV4BDFN/action/timestamp_anchor","attest_storage":"https://pith.science/pith/YKDYWC3ZFMST7NM3QJPEV4BDFN/action/storage_attestation","attest_author":"https://pith.science/pith/YKDYWC3ZFMST7NM3QJPEV4BDFN/action/author_attestation","sign_citation":"https://pith.science/pith/YKDYWC3ZFMST7NM3QJPEV4BDFN/action/citation_signature","submit_replication":"https://pith.science/pith/YKDYWC3ZFMST7NM3QJPEV4BDFN/action/replication_record"}},"created_at":"2026-07-05T10:38:31.229953+00:00","updated_at":"2026-07-05T10:38:31.229953+00:00"}