{"record_type":"pith_number_record","schema_url":"https://pith.science/schemas/pith-number/v1.json","pith_number":"pith:2025:YMONJ3JUSBMLJZRFWQIIWYSVS6","short_pith_number":"pith:YMONJ3JU","schema_version":"1.0","canonical_sha256":"c31cd4ed349058b4e625b4108b625597aac27e133d786efa3a3f5acdd0dbf1aa","source":{"kind":"arxiv","id":"2502.04648","version":1},"attestation_state":"computed","paper":{"title":"Toward Automated Potential Primary Asset Identification in Verilog Designs","license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","headline":"","cross_cats":[],"primary_cat":"cs.CR","authors_text":"Benjamin Tan, Subroto Kumer Deb Nath","submitted_at":"2025-02-07T04:17:25Z","abstract_excerpt":"With greater design complexity, the challenge to anticipate and mitigate security issues provides more responsibility for the designer. As hardware provides the foundation of a secure system, we need tools and techniques that support engineers to improve trust and help them address security concerns. Knowing the security assets in a design is fundamental to downstream security analyses, such as threat modeling, weakness identification, and verification. This paper proposes an automated approach for the initial identification of potential security assets in a Verilog design. Taking inspiration "},"verification_status":{"content_addressed":true,"pith_receipt":true,"author_attested":false,"weak_author_claims":0,"strong_author_claims":0,"externally_anchored":false,"storage_verified":false,"citation_signatures":0,"replication_records":0,"graph_snapshot":true,"references_resolved":false,"formal_links_present":false},"canonical_record":{"source":{"id":"2502.04648","kind":"arxiv","version":1},"metadata":{"license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","primary_cat":"cs.CR","submitted_at":"2025-02-07T04:17:25Z","cross_cats_sorted":[],"title_canon_sha256":"fa02d5a098d7c9a651156a80d6e667a31ae8703b948bd364dae634daf7512d7f","abstract_canon_sha256":"990da6fabbfe003e8f5460f100adb09baa9f6c5d8eed88bfe9efe91d7001d6d6"},"schema_version":"1.0"},"receipt":{"kind":"pith_receipt","key_id":"pith-v1-2026-05","algorithm":"ed25519","signed_at":"2026-07-05T11:18:17.609565Z","signature_b64":"UYPJjtXr68kPe9Ct+vvVaARyd3OQkG4a6WRALmWI2+XyemPlU37Rkt2m3Sb57fZrdF/s+11i2Dmh+Lv1gCITAA==","signed_message":"canonical_sha256_bytes","builder_version":"pith-number-builder-2026-05-17-v1","receipt_version":"0.3","canonical_sha256":"c31cd4ed349058b4e625b4108b625597aac27e133d786efa3a3f5acdd0dbf1aa","last_reissued_at":"2026-07-05T11:18:17.608930Z","signature_status":"signed_v1","first_computed_at":"2026-07-05T11:18:17.608930Z","public_key_fingerprint":"8d4b5ee74e4693bcd1df2446408b0d54"},"graph_snapshot":{"paper":{"title":"Toward Automated Potential Primary Asset Identification in Verilog Designs","license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","headline":"","cross_cats":[],"primary_cat":"cs.CR","authors_text":"Benjamin Tan, Subroto Kumer Deb Nath","submitted_at":"2025-02-07T04:17:25Z","abstract_excerpt":"With greater design complexity, the challenge to anticipate and mitigate security issues provides more responsibility for the designer. As hardware provides the foundation of a secure system, we need tools and techniques that support engineers to improve trust and help them address security concerns. Knowing the security assets in a design is fundamental to downstream security analyses, such as threat modeling, weakness identification, and verification. This paper proposes an automated approach for the initial identification of potential security assets in a Verilog design. Taking inspiration "},"claims":{"count":0,"items":[],"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"source":{"id":"2502.04648","kind":"arxiv","version":1},"verdict":{"id":null,"model_set":{},"created_at":null,"strongest_claim":"","one_line_summary":"","pipeline_version":null,"weakest_assumption":"","pith_extraction_headline":""},"integrity":{"clean":true,"summary":{"advisory":0,"critical":0,"by_detector":{},"informational":0},"endpoint":"/pith/2502.04648/integrity.json","findings":[],"available":true,"detectors_run":[],"snapshot_sha256":"c28c3603d3b5d939e8dc4c7e95fa8dfce3d595e45f758748cecf8e644a296938"},"references":{"count":0,"sample":[],"resolved_work":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57","internal_anchors":0},"formal_canon":{"evidence_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"author_claims":{"count":0,"strong_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"builder_version":"pith-number-builder-2026-05-17-v1"},"aliases":[{"alias_kind":"arxiv","alias_value":"2502.04648","created_at":"2026-07-05T11:18:17.608988+00:00"},{"alias_kind":"arxiv_version","alias_value":"2502.04648v1","created_at":"2026-07-05T11:18:17.608988+00:00"},{"alias_kind":"doi","alias_value":"10.48550/arxiv.2502.04648","created_at":"2026-07-05T11:18:17.608988+00:00"},{"alias_kind":"pith_short_12","alias_value":"YMONJ3JUSBML","created_at":"2026-07-05T11:18:17.608988+00:00"},{"alias_kind":"pith_short_16","alias_value":"YMONJ3JUSBMLJZRF","created_at":"2026-07-05T11:18:17.608988+00:00"},{"alias_kind":"pith_short_8","alias_value":"YMONJ3JU","created_at":"2026-07-05T11:18:17.608988+00:00"}],"events":[],"event_summary":{},"paper_claims":[],"inbound_citations":{"count":1,"internal_anchor_count":1,"sample":[{"citing_arxiv_id":"2506.20415","citing_title":"SV-LLM: An Agentic Approach for SoC Security Verification using Large Language Models","ref_index":43,"is_internal_anchor":true}]},"formal_canon":{"evidence_count":0,"sample":[],"anchors":[]},"links":{"html":"https://pith.science/pith/YMONJ3JUSBMLJZRFWQIIWYSVS6","json":"https://pith.science/pith/YMONJ3JUSBMLJZRFWQIIWYSVS6.json","graph_json":"https://pith.science/api/pith-number/YMONJ3JUSBMLJZRFWQIIWYSVS6/graph.json","events_json":"https://pith.science/api/pith-number/YMONJ3JUSBMLJZRFWQIIWYSVS6/events.json","paper":"https://pith.science/paper/YMONJ3JU"},"agent_actions":{"view_html":"https://pith.science/pith/YMONJ3JUSBMLJZRFWQIIWYSVS6","download_json":"https://pith.science/pith/YMONJ3JUSBMLJZRFWQIIWYSVS6.json","view_paper":"https://pith.science/paper/YMONJ3JU","resolve_alias":"https://pith.science/api/pith-number/resolve?arxiv=2502.04648&json=true","fetch_graph":"https://pith.science/api/pith-number/YMONJ3JUSBMLJZRFWQIIWYSVS6/graph.json","fetch_events":"https://pith.science/api/pith-number/YMONJ3JUSBMLJZRFWQIIWYSVS6/events.json","actions":{"anchor_timestamp":"https://pith.science/pith/YMONJ3JUSBMLJZRFWQIIWYSVS6/action/timestamp_anchor","attest_storage":"https://pith.science/pith/YMONJ3JUSBMLJZRFWQIIWYSVS6/action/storage_attestation","attest_author":"https://pith.science/pith/YMONJ3JUSBMLJZRFWQIIWYSVS6/action/author_attestation","sign_citation":"https://pith.science/pith/YMONJ3JUSBMLJZRFWQIIWYSVS6/action/citation_signature","submit_replication":"https://pith.science/pith/YMONJ3JUSBMLJZRFWQIIWYSVS6/action/replication_record"}},"created_at":"2026-07-05T11:18:17.608988+00:00","updated_at":"2026-07-05T11:18:17.608988+00:00"}