{"record_type":"pith_number_record","schema_url":"https://pith.science/schemas/pith-number/v1.json","pith_number":"pith:2025:YXAYENEMXGD4I7KUXSZZ4CIV5Z","short_pith_number":"pith:YXAYENEM","schema_version":"1.0","canonical_sha256":"c5c182348cb987c47d54bcb39e0915ee69a1f725f0a057cb4d5c2bf63d47b1d7","source":{"kind":"arxiv","id":"2509.08405","version":2},"attestation_state":"computed","paper":{"title":"FASE: FPGA-Assisted Syscall Emulation for Rapid End-to-End Processor Performance Validation","license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","headline":"","cross_cats":[],"primary_cat":"cs.AR","authors_text":"Bingcai Sui, Chengzhen Meng, Hongjun Dai, Tun Li, Xiuzhuang Chen, Zhenyu Zhao","submitted_at":"2025-09-10T08:54:04Z","abstract_excerpt":"The rapid advancement of AI workloads and domain-specific architectures has led to increasingly diverse processor microarchitectures, whose design exploration requires fast and accurate performance validation. However, traditional workflows defer validation process until RTL design and SoC integration are complete, significantly prolonging development and iteration cycle.\n  In this work, we present FASE framework, FPGA-Assisted Syscall Emulation, the first work for adapt syscall emulation on FPGA platforms, enabling complex multi-thread benchmarks to directly run on the processor design withou"},"verification_status":{"content_addressed":true,"pith_receipt":true,"author_attested":false,"weak_author_claims":0,"strong_author_claims":0,"externally_anchored":false,"storage_verified":false,"citation_signatures":0,"replication_records":0,"graph_snapshot":true,"references_resolved":false,"formal_links_present":false},"canonical_record":{"source":{"id":"2509.08405","kind":"arxiv","version":2},"metadata":{"license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","primary_cat":"cs.AR","submitted_at":"2025-09-10T08:54:04Z","cross_cats_sorted":[],"title_canon_sha256":"4999cbfda6a05ae9ceccb1ffe38be577779abf5a1a533cb4b4844984436055fe","abstract_canon_sha256":"b7c8a1cb88506a6b6517f2c786c9c6e3ba6762267f043466483186e9005c01e2"},"schema_version":"1.0"},"receipt":{"kind":"pith_receipt","key_id":"pith-v1-2026-05","algorithm":"ed25519","signed_at":"2026-05-22T01:03:46.233097Z","signature_b64":"9mXasZZ7ZWHFvk9aBzaCKwJJFiXOQqU7LxNEBl01sDb1stQIpqEZkNm2t7NhNeTJ55EISAsvrwVUAgSsdgHoCQ==","signed_message":"canonical_sha256_bytes","builder_version":"pith-number-builder-2026-05-17-v1","receipt_version":"0.3","canonical_sha256":"c5c182348cb987c47d54bcb39e0915ee69a1f725f0a057cb4d5c2bf63d47b1d7","last_reissued_at":"2026-05-22T01:03:46.232225Z","signature_status":"signed_v1","first_computed_at":"2026-05-22T01:03:46.232225Z","public_key_fingerprint":"8d4b5ee74e4693bcd1df2446408b0d54"},"graph_snapshot":{"paper":{"title":"FASE: FPGA-Assisted Syscall Emulation for Rapid End-to-End Processor Performance Validation","license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","headline":"","cross_cats":[],"primary_cat":"cs.AR","authors_text":"Bingcai Sui, Chengzhen Meng, Hongjun Dai, Tun Li, Xiuzhuang Chen, Zhenyu Zhao","submitted_at":"2025-09-10T08:54:04Z","abstract_excerpt":"The rapid advancement of AI workloads and domain-specific architectures has led to increasingly diverse processor microarchitectures, whose design exploration requires fast and accurate performance validation. However, traditional workflows defer validation process until RTL design and SoC integration are complete, significantly prolonging development and iteration cycle.\n  In this work, we present FASE framework, FPGA-Assisted Syscall Emulation, the first work for adapt syscall emulation on FPGA platforms, enabling complex multi-thread benchmarks to directly run on the processor design withou"},"claims":{"count":0,"items":[],"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"source":{"id":"2509.08405","kind":"arxiv","version":2},"verdict":{"id":null,"model_set":{},"created_at":null,"strongest_claim":"","one_line_summary":"","pipeline_version":null,"weakest_assumption":"","pith_extraction_headline":""},"integrity":{"clean":true,"summary":{"advisory":0,"critical":0,"by_detector":{},"informational":0},"endpoint":"/pith/2509.08405/integrity.json","findings":[],"available":true,"detectors_run":[],"snapshot_sha256":"c28c3603d3b5d939e8dc4c7e95fa8dfce3d595e45f758748cecf8e644a296938"},"references":{"count":0,"sample":[],"resolved_work":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57","internal_anchors":0},"formal_canon":{"evidence_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"author_claims":{"count":0,"strong_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"builder_version":"pith-number-builder-2026-05-17-v1"},"aliases":[{"alias_kind":"arxiv","alias_value":"2509.08405","created_at":"2026-05-22T01:03:46.232368+00:00"},{"alias_kind":"arxiv_version","alias_value":"2509.08405v2","created_at":"2026-05-22T01:03:46.232368+00:00"},{"alias_kind":"doi","alias_value":"10.48550/arxiv.2509.08405","created_at":"2026-05-22T01:03:46.232368+00:00"},{"alias_kind":"pith_short_12","alias_value":"YXAYENEMXGD4","created_at":"2026-05-22T01:03:46.232368+00:00"},{"alias_kind":"pith_short_16","alias_value":"YXAYENEMXGD4I7KU","created_at":"2026-05-22T01:03:46.232368+00:00"},{"alias_kind":"pith_short_8","alias_value":"YXAYENEM","created_at":"2026-05-22T01:03:46.232368+00:00"}],"events":[],"event_summary":{},"paper_claims":[],"inbound_citations":{"count":0,"internal_anchor_count":0,"sample":[]},"formal_canon":{"evidence_count":0,"sample":[],"anchors":[]},"links":{"html":"https://pith.science/pith/YXAYENEMXGD4I7KUXSZZ4CIV5Z","json":"https://pith.science/pith/YXAYENEMXGD4I7KUXSZZ4CIV5Z.json","graph_json":"https://pith.science/api/pith-number/YXAYENEMXGD4I7KUXSZZ4CIV5Z/graph.json","events_json":"https://pith.science/api/pith-number/YXAYENEMXGD4I7KUXSZZ4CIV5Z/events.json","paper":"https://pith.science/paper/YXAYENEM"},"agent_actions":{"view_html":"https://pith.science/pith/YXAYENEMXGD4I7KUXSZZ4CIV5Z","download_json":"https://pith.science/pith/YXAYENEMXGD4I7KUXSZZ4CIV5Z.json","view_paper":"https://pith.science/paper/YXAYENEM","resolve_alias":"https://pith.science/api/pith-number/resolve?arxiv=2509.08405&json=true","fetch_graph":"https://pith.science/api/pith-number/YXAYENEMXGD4I7KUXSZZ4CIV5Z/graph.json","fetch_events":"https://pith.science/api/pith-number/YXAYENEMXGD4I7KUXSZZ4CIV5Z/events.json","actions":{"anchor_timestamp":"https://pith.science/pith/YXAYENEMXGD4I7KUXSZZ4CIV5Z/action/timestamp_anchor","attest_storage":"https://pith.science/pith/YXAYENEMXGD4I7KUXSZZ4CIV5Z/action/storage_attestation","attest_author":"https://pith.science/pith/YXAYENEMXGD4I7KUXSZZ4CIV5Z/action/author_attestation","sign_citation":"https://pith.science/pith/YXAYENEMXGD4I7KUXSZZ4CIV5Z/action/citation_signature","submit_replication":"https://pith.science/pith/YXAYENEMXGD4I7KUXSZZ4CIV5Z/action/replication_record"}},"created_at":"2026-05-22T01:03:46.232368+00:00","updated_at":"2026-05-22T01:03:46.232368+00:00"}