{"record_type":"pith_number_record","schema_url":"https://pith.science/schemas/pith-number/v1.json","pith_number":"pith:2023:Z6XASJT3KUTBWP4LDGHPKCCUEE","short_pith_number":"pith:Z6XASJT3","schema_version":"1.0","canonical_sha256":"cfae09267b55261b3f8b198ef50854211d679dce65a027f12c82ee66891ee43a","source":{"kind":"arxiv","id":"2308.05345","version":3},"attestation_state":"computed","paper":{"title":"RTLLM: An Open-Source Benchmark for Design RTL Generation with Large Language Model","license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","headline":"","cross_cats":["cs.AR"],"primary_cat":"cs.LG","authors_text":"Qijun Zhang, Shang Liu, Yao Lu, Zhiyao Xie","submitted_at":"2023-08-10T05:24:41Z","abstract_excerpt":"Inspired by the recent success of large language models (LLMs) like ChatGPT, researchers start to explore the adoption of LLMs for agile hardware design, such as generating design RTL based on natural-language instructions. However, in existing works, their target designs are all relatively simple and in a small scale, and proposed by the authors themselves, making a fair comparison among different LLM solutions challenging. In addition, many prior works only focus on the design correctness, without evaluating the design qualities of generated design RTL. In this work, we propose an open-sourc"},"verification_status":{"content_addressed":true,"pith_receipt":true,"author_attested":false,"weak_author_claims":0,"strong_author_claims":0,"externally_anchored":false,"storage_verified":false,"citation_signatures":0,"replication_records":0,"graph_snapshot":true,"references_resolved":false,"formal_links_present":false},"canonical_record":{"source":{"id":"2308.05345","kind":"arxiv","version":3},"metadata":{"license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","primary_cat":"cs.LG","submitted_at":"2023-08-10T05:24:41Z","cross_cats_sorted":["cs.AR"],"title_canon_sha256":"fa3762cc91245d75b9a87b60d92c768eaa0fe004cb7d7e5ebf8726678ae43362","abstract_canon_sha256":"517c01bef535ced441995bb6566d9db5790cbfb4694c29824f17e22f86adef09"},"schema_version":"1.0"},"receipt":{"kind":"pith_receipt","key_id":"pith-v1-2026-05","algorithm":"ed25519","signed_at":"2026-07-05T07:11:35.944911Z","signature_b64":"BCwDVLwPX2c+llmPWh8OLEmC3472MIInilnemvcOnNwvMYiPxPw10hjE9r+QjV/kQUSxKjG/pMpGjReS9wF2Bg==","signed_message":"canonical_sha256_bytes","builder_version":"pith-number-builder-2026-05-17-v1","receipt_version":"0.3","canonical_sha256":"cfae09267b55261b3f8b198ef50854211d679dce65a027f12c82ee66891ee43a","last_reissued_at":"2026-07-05T07:11:35.944423Z","signature_status":"signed_v1","first_computed_at":"2026-07-05T07:11:35.944423Z","public_key_fingerprint":"8d4b5ee74e4693bcd1df2446408b0d54"},"graph_snapshot":{"paper":{"title":"RTLLM: An Open-Source Benchmark for Design RTL Generation with Large Language Model","license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","headline":"","cross_cats":["cs.AR"],"primary_cat":"cs.LG","authors_text":"Qijun Zhang, Shang Liu, Yao Lu, Zhiyao Xie","submitted_at":"2023-08-10T05:24:41Z","abstract_excerpt":"Inspired by the recent success of large language models (LLMs) like ChatGPT, researchers start to explore the adoption of LLMs for agile hardware design, such as generating design RTL based on natural-language instructions. However, in existing works, their target designs are all relatively simple and in a small scale, and proposed by the authors themselves, making a fair comparison among different LLM solutions challenging. In addition, many prior works only focus on the design correctness, without evaluating the design qualities of generated design RTL. In this work, we propose an open-sourc"},"claims":{"count":0,"items":[],"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"source":{"id":"2308.05345","kind":"arxiv","version":3},"verdict":{"id":null,"model_set":{},"created_at":null,"strongest_claim":"","one_line_summary":"","pipeline_version":null,"weakest_assumption":"","pith_extraction_headline":""},"integrity":{"clean":true,"summary":{"advisory":0,"critical":0,"by_detector":{},"informational":0},"endpoint":"/pith/2308.05345/integrity.json","findings":[],"available":true,"detectors_run":[],"snapshot_sha256":"c28c3603d3b5d939e8dc4c7e95fa8dfce3d595e45f758748cecf8e644a296938"},"references":{"count":0,"sample":[],"resolved_work":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57","internal_anchors":0},"formal_canon":{"evidence_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"author_claims":{"count":0,"strong_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"builder_version":"pith-number-builder-2026-05-17-v1"},"aliases":[{"alias_kind":"arxiv","alias_value":"2308.05345","created_at":"2026-07-05T07:11:35.944492+00:00"},{"alias_kind":"arxiv_version","alias_value":"2308.05345v3","created_at":"2026-07-05T07:11:35.944492+00:00"},{"alias_kind":"doi","alias_value":"10.48550/arxiv.2308.05345","created_at":"2026-07-05T07:11:35.944492+00:00"},{"alias_kind":"pith_short_12","alias_value":"Z6XASJT3KUTB","created_at":"2026-07-05T07:11:35.944492+00:00"},{"alias_kind":"pith_short_16","alias_value":"Z6XASJT3KUTBWP4L","created_at":"2026-07-05T07:11:35.944492+00:00"},{"alias_kind":"pith_short_8","alias_value":"Z6XASJT3","created_at":"2026-07-05T07:11:35.944492+00:00"}],"events":[],"event_summary":{},"paper_claims":[],"inbound_citations":{"count":7,"internal_anchor_count":0,"sample":[{"citing_arxiv_id":"2606.17253","citing_title":"PDAGENT-BENCH: Characterizing, Grounding, and Architecting LLM Agents for VLSI Physical Design","ref_index":20,"is_internal_anchor":false},{"citing_arxiv_id":"2606.05253","citing_title":"Alpha-RTL: Test-Time Training for RTL Hardware Optimization","ref_index":28,"is_internal_anchor":false},{"citing_arxiv_id":"2606.28279","citing_title":"Agentic Hardware Design as Repository-Level Code Evolution","ref_index":8,"is_internal_anchor":false},{"citing_arxiv_id":"2605.26498","citing_title":"Verilog-Evolve: Feedback-Driven and Skill-Evolving Verilog Generation","ref_index":11,"is_internal_anchor":false},{"citing_arxiv_id":"2504.19959","citing_title":"From Concept to Practice: an Automated LLM-aided UVM Machine for RTL Verification","ref_index":44,"is_internal_anchor":false},{"citing_arxiv_id":"2605.04704","citing_title":"UVMarvel: an Automated LLM-aided UVM Machine for Subsystem-level RTL Verification","ref_index":28,"is_internal_anchor":false},{"citing_arxiv_id":"2604.15642","citing_title":"HYPERHEURIST: A Simulated Annealing-Based Control Framework for LLM-Driven Code Generation in Optimized Hardware Design","ref_index":13,"is_internal_anchor":false}]},"formal_canon":{"evidence_count":0,"sample":[],"anchors":[]},"links":{"html":"https://pith.science/pith/Z6XASJT3KUTBWP4LDGHPKCCUEE","json":"https://pith.science/pith/Z6XASJT3KUTBWP4LDGHPKCCUEE.json","graph_json":"https://pith.science/api/pith-number/Z6XASJT3KUTBWP4LDGHPKCCUEE/graph.json","events_json":"https://pith.science/api/pith-number/Z6XASJT3KUTBWP4LDGHPKCCUEE/events.json","paper":"https://pith.science/paper/Z6XASJT3"},"agent_actions":{"view_html":"https://pith.science/pith/Z6XASJT3KUTBWP4LDGHPKCCUEE","download_json":"https://pith.science/pith/Z6XASJT3KUTBWP4LDGHPKCCUEE.json","view_paper":"https://pith.science/paper/Z6XASJT3","resolve_alias":"https://pith.science/api/pith-number/resolve?arxiv=2308.05345&json=true","fetch_graph":"https://pith.science/api/pith-number/Z6XASJT3KUTBWP4LDGHPKCCUEE/graph.json","fetch_events":"https://pith.science/api/pith-number/Z6XASJT3KUTBWP4LDGHPKCCUEE/events.json","actions":{"anchor_timestamp":"https://pith.science/pith/Z6XASJT3KUTBWP4LDGHPKCCUEE/action/timestamp_anchor","attest_storage":"https://pith.science/pith/Z6XASJT3KUTBWP4LDGHPKCCUEE/action/storage_attestation","attest_author":"https://pith.science/pith/Z6XASJT3KUTBWP4LDGHPKCCUEE/action/author_attestation","sign_citation":"https://pith.science/pith/Z6XASJT3KUTBWP4LDGHPKCCUEE/action/citation_signature","submit_replication":"https://pith.science/pith/Z6XASJT3KUTBWP4LDGHPKCCUEE/action/replication_record"}},"created_at":"2026-07-05T07:11:35.944492+00:00","updated_at":"2026-07-05T07:11:35.944492+00:00"}