{"record_type":"pith_number_record","schema_url":"https://pith.science/schemas/pith-number/v1.json","pith_number":"pith:2024:Z7CBPL6DJITJ3OS5SS6UEA3RQB","short_pith_number":"pith:Z7CBPL6D","schema_version":"1.0","canonical_sha256":"cfc417afc34a269dba5d94bd420371805a896da486f7ca4fbb59325ad7d989de","source":{"kind":"arxiv","id":"2406.00115","version":1},"attestation_state":"computed","paper":{"title":"Towards LLM-Powered Verilog RTL Assistant: Self-Verification and Self-Correction","license":"http://creativecommons.org/licenses/by/4.0/","headline":"","cross_cats":[],"primary_cat":"cs.PL","authors_text":"Hanxian Huang, Jishen Zhao, Ke Ding, Xin Chen, Zhenghan Lin, Zixuan Wang","submitted_at":"2024-05-31T18:06:15Z","abstract_excerpt":"We explore the use of Large Language Models (LLMs) to generate high-quality Register-Transfer Level (RTL) code with minimal human interference. The traditional RTL design workflow requires human experts to manually write high-quality RTL code, which is time-consuming and error-prone. With the help of emerging LLMs, developers can describe their requirements to LLMs which then generate corresponding code in Python, C, Java, and more. Adopting LLMs to generate RTL design in hardware description languages is not trivial, given the complex nature of hardware design and the generated design has to "},"verification_status":{"content_addressed":true,"pith_receipt":true,"author_attested":false,"weak_author_claims":0,"strong_author_claims":0,"externally_anchored":false,"storage_verified":false,"citation_signatures":0,"replication_records":0,"graph_snapshot":true,"references_resolved":false,"formal_links_present":false},"canonical_record":{"source":{"id":"2406.00115","kind":"arxiv","version":1},"metadata":{"license":"http://creativecommons.org/licenses/by/4.0/","primary_cat":"cs.PL","submitted_at":"2024-05-31T18:06:15Z","cross_cats_sorted":[],"title_canon_sha256":"18d267b28c8cffc676dce5e758176749dddef6228251adf40bb4a4de0a8b5c76","abstract_canon_sha256":"3b5bc860cdbfae05453b6c720f898891c0befbaf0b95448fa2fe303dbb59b8d8"},"schema_version":"1.0"},"receipt":{"kind":"pith_receipt","key_id":"pith-v1-2026-05","algorithm":"ed25519","signed_at":"2026-07-05T08:25:57.150196Z","signature_b64":"Qv0Pz606gr6wyuqJMpeR7TTPzj8tyT+STBh6VfA5FmY3ZmrJAmUaDZi6EMEpPSzMoGzypFvqaMGiBs1o2mzkDg==","signed_message":"canonical_sha256_bytes","builder_version":"pith-number-builder-2026-05-17-v1","receipt_version":"0.3","canonical_sha256":"cfc417afc34a269dba5d94bd420371805a896da486f7ca4fbb59325ad7d989de","last_reissued_at":"2026-07-05T08:25:57.149628Z","signature_status":"signed_v1","first_computed_at":"2026-07-05T08:25:57.149628Z","public_key_fingerprint":"8d4b5ee74e4693bcd1df2446408b0d54"},"graph_snapshot":{"paper":{"title":"Towards LLM-Powered Verilog RTL Assistant: Self-Verification and Self-Correction","license":"http://creativecommons.org/licenses/by/4.0/","headline":"","cross_cats":[],"primary_cat":"cs.PL","authors_text":"Hanxian Huang, Jishen Zhao, Ke Ding, Xin Chen, Zhenghan Lin, Zixuan Wang","submitted_at":"2024-05-31T18:06:15Z","abstract_excerpt":"We explore the use of Large Language Models (LLMs) to generate high-quality Register-Transfer Level (RTL) code with minimal human interference. The traditional RTL design workflow requires human experts to manually write high-quality RTL code, which is time-consuming and error-prone. With the help of emerging LLMs, developers can describe their requirements to LLMs which then generate corresponding code in Python, C, Java, and more. Adopting LLMs to generate RTL design in hardware description languages is not trivial, given the complex nature of hardware design and the generated design has to "},"claims":{"count":0,"items":[],"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"source":{"id":"2406.00115","kind":"arxiv","version":1},"verdict":{"id":null,"model_set":{},"created_at":null,"strongest_claim":"","one_line_summary":"","pipeline_version":null,"weakest_assumption":"","pith_extraction_headline":""},"integrity":{"clean":true,"summary":{"advisory":0,"critical":0,"by_detector":{},"informational":0},"endpoint":"/pith/2406.00115/integrity.json","findings":[],"available":true,"detectors_run":[],"snapshot_sha256":"c28c3603d3b5d939e8dc4c7e95fa8dfce3d595e45f758748cecf8e644a296938"},"references":{"count":0,"sample":[],"resolved_work":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57","internal_anchors":0},"formal_canon":{"evidence_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"author_claims":{"count":0,"strong_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"builder_version":"pith-number-builder-2026-05-17-v1"},"aliases":[{"alias_kind":"arxiv","alias_value":"2406.00115","created_at":"2026-07-05T08:25:57.149696+00:00"},{"alias_kind":"arxiv_version","alias_value":"2406.00115v1","created_at":"2026-07-05T08:25:57.149696+00:00"},{"alias_kind":"doi","alias_value":"10.48550/arxiv.2406.00115","created_at":"2026-07-05T08:25:57.149696+00:00"},{"alias_kind":"pith_short_12","alias_value":"Z7CBPL6DJITJ","created_at":"2026-07-05T08:25:57.149696+00:00"},{"alias_kind":"pith_short_16","alias_value":"Z7CBPL6DJITJ3OS5","created_at":"2026-07-05T08:25:57.149696+00:00"},{"alias_kind":"pith_short_8","alias_value":"Z7CBPL6D","created_at":"2026-07-05T08:25:57.149696+00:00"}],"events":[],"event_summary":{},"paper_claims":[],"inbound_citations":{"count":8,"internal_anchor_count":0,"sample":[{"citing_arxiv_id":"2606.23759","citing_title":"VeriPilot: An LLM-Powered Verilog Debugging Framework","ref_index":14,"is_internal_anchor":false},{"citing_arxiv_id":"2606.19387","citing_title":"Interpretable and Verifiable Hardware Generation with LLM-Driven Stepwise Refinement","ref_index":23,"is_internal_anchor":false},{"citing_arxiv_id":"2606.05680","citing_title":"CASS-RTL: Correctness-Aware Subspace Steering for RTL Generation with LLMs","ref_index":31,"is_internal_anchor":false},{"citing_arxiv_id":"2604.23355","citing_title":"LEGO: An LLM Skill-Based Front-End Design Generation Platform","ref_index":28,"is_internal_anchor":false},{"citing_arxiv_id":"2604.03245","citing_title":"FVRuleLearner: Operator-Level Reasoning Tree (Op-Tree)-Based Rules Learning for Formal Verification","ref_index":48,"is_internal_anchor":false},{"citing_arxiv_id":"2604.23100","citing_title":"From Language to Logic: Bridging LLMs & Formal Representations for RTL Assertion Generation","ref_index":19,"is_internal_anchor":false},{"citing_arxiv_id":"2604.23355","citing_title":"LEGO: An LLM Skill-Based Front-End Design Generation Platform","ref_index":28,"is_internal_anchor":false},{"citing_arxiv_id":"2604.21952","citing_title":"Focus Session: Hardware and Software Techniques for Accelerating Multimodal Foundation Models","ref_index":59,"is_internal_anchor":false}]},"formal_canon":{"evidence_count":0,"sample":[],"anchors":[]},"links":{"html":"https://pith.science/pith/Z7CBPL6DJITJ3OS5SS6UEA3RQB","json":"https://pith.science/pith/Z7CBPL6DJITJ3OS5SS6UEA3RQB.json","graph_json":"https://pith.science/api/pith-number/Z7CBPL6DJITJ3OS5SS6UEA3RQB/graph.json","events_json":"https://pith.science/api/pith-number/Z7CBPL6DJITJ3OS5SS6UEA3RQB/events.json","paper":"https://pith.science/paper/Z7CBPL6D"},"agent_actions":{"view_html":"https://pith.science/pith/Z7CBPL6DJITJ3OS5SS6UEA3RQB","download_json":"https://pith.science/pith/Z7CBPL6DJITJ3OS5SS6UEA3RQB.json","view_paper":"https://pith.science/paper/Z7CBPL6D","resolve_alias":"https://pith.science/api/pith-number/resolve?arxiv=2406.00115&json=true","fetch_graph":"https://pith.science/api/pith-number/Z7CBPL6DJITJ3OS5SS6UEA3RQB/graph.json","fetch_events":"https://pith.science/api/pith-number/Z7CBPL6DJITJ3OS5SS6UEA3RQB/events.json","actions":{"anchor_timestamp":"https://pith.science/pith/Z7CBPL6DJITJ3OS5SS6UEA3RQB/action/timestamp_anchor","attest_storage":"https://pith.science/pith/Z7CBPL6DJITJ3OS5SS6UEA3RQB/action/storage_attestation","attest_author":"https://pith.science/pith/Z7CBPL6DJITJ3OS5SS6UEA3RQB/action/author_attestation","sign_citation":"https://pith.science/pith/Z7CBPL6DJITJ3OS5SS6UEA3RQB/action/citation_signature","submit_replication":"https://pith.science/pith/Z7CBPL6DJITJ3OS5SS6UEA3RQB/action/replication_record"}},"created_at":"2026-07-05T08:25:57.149696+00:00","updated_at":"2026-07-05T08:25:57.149696+00:00"}