{"record_type":"pith_number_record","schema_url":"https://pith.science/schemas/pith-number/v1.json","pith_number":"pith:2023:ZAFXAPBS4DOTWGECF7O3XOO6NR","short_pith_number":"pith:ZAFXAPBS","schema_version":"1.0","canonical_sha256":"c80b703c32e0dd3b18822fddbbb9de6c44cdc6136567c2da7b08fa0948eef9b9","source":{"kind":"arxiv","id":"2308.11030","version":2},"attestation_state":"computed","paper":{"title":"Ramulator 2.0: A Modern, Modular, and Extensible DRAM Simulator","license":"http://creativecommons.org/licenses/by-nc-sa/4.0/","headline":"","cross_cats":["cs.CR"],"primary_cat":"cs.AR","authors_text":"A. Giray Ya\\u{g}l{\\i}k\\c{c}{\\i}, Ataberk Olgun, F. Nisa Bostanc{\\i}, Haocong Luo, Onur Mutlu, Yahya Can Tu\\u{g}rul","submitted_at":"2023-08-21T20:39:10Z","abstract_excerpt":"We present Ramulator 2.0, a highly modular and extensible DRAM simulator that enables rapid and agile implementation and evaluation of design changes in the memory controller and DRAM to meet the increasing research effort in improving the performance, security, and reliability of memory systems. Ramulator 2.0 abstracts and models key components in a DRAM-based memory system and their interactions into shared interfaces and independent implementations. Doing so enables easy modification and extension of the modeled functions of the memory controller and DRAM in Ramulator 2.0. The DRAM specific"},"verification_status":{"content_addressed":true,"pith_receipt":true,"author_attested":false,"weak_author_claims":0,"strong_author_claims":0,"externally_anchored":false,"storage_verified":false,"citation_signatures":0,"replication_records":0,"graph_snapshot":true,"references_resolved":false,"formal_links_present":false},"canonical_record":{"source":{"id":"2308.11030","kind":"arxiv","version":2},"metadata":{"license":"http://creativecommons.org/licenses/by-nc-sa/4.0/","primary_cat":"cs.AR","submitted_at":"2023-08-21T20:39:10Z","cross_cats_sorted":["cs.CR"],"title_canon_sha256":"91bd99323699530facc2942d1ce694f69b7f91d0e20e7dfa9057c63e906d5a4d","abstract_canon_sha256":"b6ce4d156780b30623fdd9b6e703604e868a81606f6f5cb75a73bbe15d2f6182"},"schema_version":"1.0"},"receipt":{"kind":"pith_receipt","key_id":"pith-v1-2026-05","algorithm":"ed25519","signed_at":"2026-07-05T07:17:54.609616Z","signature_b64":"GZjPlLp73gmA/8LbgMtC772qjJTSr9q/Obae786aE708nh0YB9q5eitGlxuipCkGGJ6oWCvRAkrLeFatFp1KDQ==","signed_message":"canonical_sha256_bytes","builder_version":"pith-number-builder-2026-05-17-v1","receipt_version":"0.3","canonical_sha256":"c80b703c32e0dd3b18822fddbbb9de6c44cdc6136567c2da7b08fa0948eef9b9","last_reissued_at":"2026-07-05T07:17:54.609036Z","signature_status":"signed_v1","first_computed_at":"2026-07-05T07:17:54.609036Z","public_key_fingerprint":"8d4b5ee74e4693bcd1df2446408b0d54"},"graph_snapshot":{"paper":{"title":"Ramulator 2.0: A Modern, Modular, and Extensible DRAM Simulator","license":"http://creativecommons.org/licenses/by-nc-sa/4.0/","headline":"","cross_cats":["cs.CR"],"primary_cat":"cs.AR","authors_text":"A. Giray Ya\\u{g}l{\\i}k\\c{c}{\\i}, Ataberk Olgun, F. Nisa Bostanc{\\i}, Haocong Luo, Onur Mutlu, Yahya Can Tu\\u{g}rul","submitted_at":"2023-08-21T20:39:10Z","abstract_excerpt":"We present Ramulator 2.0, a highly modular and extensible DRAM simulator that enables rapid and agile implementation and evaluation of design changes in the memory controller and DRAM to meet the increasing research effort in improving the performance, security, and reliability of memory systems. Ramulator 2.0 abstracts and models key components in a DRAM-based memory system and their interactions into shared interfaces and independent implementations. Doing so enables easy modification and extension of the modeled functions of the memory controller and DRAM in Ramulator 2.0. The DRAM specific"},"claims":{"count":0,"items":[],"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"source":{"id":"2308.11030","kind":"arxiv","version":2},"verdict":{"id":null,"model_set":{},"created_at":null,"strongest_claim":"","one_line_summary":"","pipeline_version":null,"weakest_assumption":"","pith_extraction_headline":""},"integrity":{"clean":true,"summary":{"advisory":0,"critical":0,"by_detector":{},"informational":0},"endpoint":"/pith/2308.11030/integrity.json","findings":[],"available":true,"detectors_run":[],"snapshot_sha256":"c28c3603d3b5d939e8dc4c7e95fa8dfce3d595e45f758748cecf8e644a296938"},"references":{"count":0,"sample":[],"resolved_work":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57","internal_anchors":0},"formal_canon":{"evidence_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"author_claims":{"count":0,"strong_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"builder_version":"pith-number-builder-2026-05-17-v1"},"aliases":[{"alias_kind":"arxiv","alias_value":"2308.11030","created_at":"2026-07-05T07:17:54.609101+00:00"},{"alias_kind":"arxiv_version","alias_value":"2308.11030v2","created_at":"2026-07-05T07:17:54.609101+00:00"},{"alias_kind":"doi","alias_value":"10.48550/arxiv.2308.11030","created_at":"2026-07-05T07:17:54.609101+00:00"},{"alias_kind":"pith_short_12","alias_value":"ZAFXAPBS4DOT","created_at":"2026-07-05T07:17:54.609101+00:00"},{"alias_kind":"pith_short_16","alias_value":"ZAFXAPBS4DOTWGEC","created_at":"2026-07-05T07:17:54.609101+00:00"},{"alias_kind":"pith_short_8","alias_value":"ZAFXAPBS","created_at":"2026-07-05T07:17:54.609101+00:00"}],"events":[],"event_summary":{},"paper_claims":[],"inbound_citations":{"count":4,"internal_anchor_count":0,"sample":[{"citing_arxiv_id":"2606.26701","citing_title":"SegFold: Accelerating Sparse GEMM with a Fine-Grained Dynamic Dataflow","ref_index":25,"is_internal_anchor":false},{"citing_arxiv_id":"2605.22015","citing_title":"ORBIS: Output-Guided Token Reduction with Distribution-Aware Matching for Video Diffusion Acceleration","ref_index":14,"is_internal_anchor":false},{"citing_arxiv_id":"2509.09505","citing_title":"Combating the Memory Walls: Optimization Pathways for Long-Context Agentic LLM Inference","ref_index":44,"is_internal_anchor":false},{"citing_arxiv_id":"2605.00555","citing_title":"Sim-FA: A GPGPU Simulator Framework for Fine-Grained Asynchronous Pipeline Analysis","ref_index":8,"is_internal_anchor":false}]},"formal_canon":{"evidence_count":0,"sample":[],"anchors":[]},"links":{"html":"https://pith.science/pith/ZAFXAPBS4DOTWGECF7O3XOO6NR","json":"https://pith.science/pith/ZAFXAPBS4DOTWGECF7O3XOO6NR.json","graph_json":"https://pith.science/api/pith-number/ZAFXAPBS4DOTWGECF7O3XOO6NR/graph.json","events_json":"https://pith.science/api/pith-number/ZAFXAPBS4DOTWGECF7O3XOO6NR/events.json","paper":"https://pith.science/paper/ZAFXAPBS"},"agent_actions":{"view_html":"https://pith.science/pith/ZAFXAPBS4DOTWGECF7O3XOO6NR","download_json":"https://pith.science/pith/ZAFXAPBS4DOTWGECF7O3XOO6NR.json","view_paper":"https://pith.science/paper/ZAFXAPBS","resolve_alias":"https://pith.science/api/pith-number/resolve?arxiv=2308.11030&json=true","fetch_graph":"https://pith.science/api/pith-number/ZAFXAPBS4DOTWGECF7O3XOO6NR/graph.json","fetch_events":"https://pith.science/api/pith-number/ZAFXAPBS4DOTWGECF7O3XOO6NR/events.json","actions":{"anchor_timestamp":"https://pith.science/pith/ZAFXAPBS4DOTWGECF7O3XOO6NR/action/timestamp_anchor","attest_storage":"https://pith.science/pith/ZAFXAPBS4DOTWGECF7O3XOO6NR/action/storage_attestation","attest_author":"https://pith.science/pith/ZAFXAPBS4DOTWGECF7O3XOO6NR/action/author_attestation","sign_citation":"https://pith.science/pith/ZAFXAPBS4DOTWGECF7O3XOO6NR/action/citation_signature","submit_replication":"https://pith.science/pith/ZAFXAPBS4DOTWGECF7O3XOO6NR/action/replication_record"}},"created_at":"2026-07-05T07:17:54.609101+00:00","updated_at":"2026-07-05T07:17:54.609101+00:00"}