{"record_type":"pith_number_record","schema_url":"https://pith.science/schemas/pith-number/v1.json","pith_number":"pith:2018:ZNK2UTBP7ETIVIEUGZOSON6WAW","short_pith_number":"pith:ZNK2UTBP","schema_version":"1.0","canonical_sha256":"cb55aa4c2ff9268aa094365d2737d60584e9a2bb73c2bdb80401a12222fb27f5","source":{"kind":"arxiv","id":"1802.09517","version":1},"attestation_state":"computed","paper":{"title":"Memory Tagging and how it improves C/C++ memory safety","license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","headline":"","cross_cats":["cs.AR","cs.PL"],"primary_cat":"cs.CR","authors_text":"Aleksey Shlyapnikov, Dmitry Vyukov, Evgenii Stepanov, Kostya Serebryany, Vlad Tsyrklevich","submitted_at":"2018-02-26T20:58:46Z","abstract_excerpt":"Memory safety in C and C++ remains largely unresolved. A technique usually called \"memory tagging\" may dramatically improve the situation if implemented in hardware with reasonable overhead. This paper describes two existing implementations of memory tagging: one is the full hardware implementation in SPARC; the other is a partially hardware-assisted compiler-based tool for AArch64. We describe the basic idea, evaluate the two implementations, and explain how they improve memory safety. This paper is intended to initiate a wider discussion of memory tagging and to motivate the CPU and OS vendo"},"verification_status":{"content_addressed":true,"pith_receipt":true,"author_attested":false,"weak_author_claims":0,"strong_author_claims":0,"externally_anchored":false,"storage_verified":false,"citation_signatures":0,"replication_records":0,"graph_snapshot":true,"references_resolved":false,"formal_links_present":false},"canonical_record":{"source":{"id":"1802.09517","kind":"arxiv","version":1},"metadata":{"license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","primary_cat":"cs.CR","submitted_at":"2018-02-26T20:58:46Z","cross_cats_sorted":["cs.AR","cs.PL"],"title_canon_sha256":"a61f4af8848e1ecfb7063d8774b69eb2517890edc52f5e5b6918fdea47302239","abstract_canon_sha256":"b70e00ac3087081a34df5bf24694577116316292d2b26f3ecdd17f14610a15ec"},"schema_version":"1.0"},"receipt":{"kind":"pith_receipt","key_id":"pith-v1-2026-05","algorithm":"ed25519","signed_at":"2026-05-18T00:22:33.564018Z","signature_b64":"GmNCtl5FQTU/ixwee5ZLgdw1AvNAOUHIe/IajoQvlDMzipKh7DTileFrBKe0cUHmde7XkQxnYjgNkBHnASLnCw==","signed_message":"canonical_sha256_bytes","builder_version":"pith-number-builder-2026-05-17-v1","receipt_version":"0.3","canonical_sha256":"cb55aa4c2ff9268aa094365d2737d60584e9a2bb73c2bdb80401a12222fb27f5","last_reissued_at":"2026-05-18T00:22:33.563384Z","signature_status":"signed_v1","first_computed_at":"2026-05-18T00:22:33.563384Z","public_key_fingerprint":"8d4b5ee74e4693bcd1df2446408b0d54"},"graph_snapshot":{"paper":{"title":"Memory Tagging and how it improves C/C++ memory safety","license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","headline":"","cross_cats":["cs.AR","cs.PL"],"primary_cat":"cs.CR","authors_text":"Aleksey Shlyapnikov, Dmitry Vyukov, Evgenii Stepanov, Kostya Serebryany, Vlad Tsyrklevich","submitted_at":"2018-02-26T20:58:46Z","abstract_excerpt":"Memory safety in C and C++ remains largely unresolved. A technique usually called \"memory tagging\" may dramatically improve the situation if implemented in hardware with reasonable overhead. This paper describes two existing implementations of memory tagging: one is the full hardware implementation in SPARC; the other is a partially hardware-assisted compiler-based tool for AArch64. We describe the basic idea, evaluate the two implementations, and explain how they improve memory safety. This paper is intended to initiate a wider discussion of memory tagging and to motivate the CPU and OS vendo"},"claims":{"count":0,"items":[],"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"source":{"id":"1802.09517","kind":"arxiv","version":1},"verdict":{"id":null,"model_set":{},"created_at":null,"strongest_claim":"","one_line_summary":"","pipeline_version":null,"weakest_assumption":"","pith_extraction_headline":""},"references":{"count":0,"sample":[],"resolved_work":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57","internal_anchors":0},"formal_canon":{"evidence_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"author_claims":{"count":0,"strong_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"builder_version":"pith-number-builder-2026-05-17-v1"},"aliases":[{"alias_kind":"arxiv","alias_value":"1802.09517","created_at":"2026-05-18T00:22:33.563490+00:00"},{"alias_kind":"arxiv_version","alias_value":"1802.09517v1","created_at":"2026-05-18T00:22:33.563490+00:00"},{"alias_kind":"doi","alias_value":"10.48550/arxiv.1802.09517","created_at":"2026-05-18T00:22:33.563490+00:00"},{"alias_kind":"pith_short_12","alias_value":"ZNK2UTBP7ETI","created_at":"2026-05-18T12:33:07.085635+00:00"},{"alias_kind":"pith_short_16","alias_value":"ZNK2UTBP7ETIVIEU","created_at":"2026-05-18T12:33:07.085635+00:00"},{"alias_kind":"pith_short_8","alias_value":"ZNK2UTBP","created_at":"2026-05-18T12:33:07.085635+00:00"}],"events":[],"event_summary":{},"paper_claims":[],"inbound_citations":{"count":2,"internal_anchor_count":2,"sample":[{"citing_arxiv_id":"2509.22027","citing_title":"NanoTag: Systems Support for Efficient Byte-Granular Overflow Detection on ARM MTE","ref_index":89,"is_internal_anchor":true},{"citing_arxiv_id":"2511.17773","citing_title":"Optimized Memory Tagging on AmpereOne Processors","ref_index":19,"is_internal_anchor":true}]},"formal_canon":{"evidence_count":0,"sample":[],"anchors":[]},"links":{"html":"https://pith.science/pith/ZNK2UTBP7ETIVIEUGZOSON6WAW","json":"https://pith.science/pith/ZNK2UTBP7ETIVIEUGZOSON6WAW.json","graph_json":"https://pith.science/api/pith-number/ZNK2UTBP7ETIVIEUGZOSON6WAW/graph.json","events_json":"https://pith.science/api/pith-number/ZNK2UTBP7ETIVIEUGZOSON6WAW/events.json","paper":"https://pith.science/paper/ZNK2UTBP"},"agent_actions":{"view_html":"https://pith.science/pith/ZNK2UTBP7ETIVIEUGZOSON6WAW","download_json":"https://pith.science/pith/ZNK2UTBP7ETIVIEUGZOSON6WAW.json","view_paper":"https://pith.science/paper/ZNK2UTBP","resolve_alias":"https://pith.science/api/pith-number/resolve?arxiv=1802.09517&json=true","fetch_graph":"https://pith.science/api/pith-number/ZNK2UTBP7ETIVIEUGZOSON6WAW/graph.json","fetch_events":"https://pith.science/api/pith-number/ZNK2UTBP7ETIVIEUGZOSON6WAW/events.json","actions":{"anchor_timestamp":"https://pith.science/pith/ZNK2UTBP7ETIVIEUGZOSON6WAW/action/timestamp_anchor","attest_storage":"https://pith.science/pith/ZNK2UTBP7ETIVIEUGZOSON6WAW/action/storage_attestation","attest_author":"https://pith.science/pith/ZNK2UTBP7ETIVIEUGZOSON6WAW/action/author_attestation","sign_citation":"https://pith.science/pith/ZNK2UTBP7ETIVIEUGZOSON6WAW/action/citation_signature","submit_replication":"https://pith.science/pith/ZNK2UTBP7ETIVIEUGZOSON6WAW/action/replication_record"}},"created_at":"2026-05-18T00:22:33.563490+00:00","updated_at":"2026-05-18T00:22:33.563490+00:00"}