{"record_type":"pith_number_record","schema_url":"https://pith.science/schemas/pith-number/v1.json","pith_number":"pith:2024:ZQRR6WFTB677OGWG6Q2JIWXIYW","short_pith_number":"pith:ZQRR6WFT","schema_version":"1.0","canonical_sha256":"cc231f58b30fbff71ac6f434945ae8c59e1b225773430d8e63ea048fe390e115","source":{"kind":"arxiv","id":"2406.17132","version":2},"attestation_state":"computed","paper":{"title":"LLM-Aided Testbench Generation and Bug Detection for Finite-State Machines","license":"http://creativecommons.org/licenses/by/4.0/","headline":"","cross_cats":[],"primary_cat":"cs.AR","authors_text":"Jitendra Bhandari, Johann Knechtel, Ramesh Karri, Ramesh Narayanaswamy, Siddharth Garg","submitted_at":"2024-06-24T20:42:40Z","abstract_excerpt":"This work investigates the potential of tailoring Large Language Models (LLMs), specifically GPT3.5 and GPT4, for the domain of chip testing. A key aspect of chip design is functional testing, which relies on testbenches to evaluate the functionality and coverage of Register-Transfer Level (RTL) designs. We aim to enhance testbench generation by incorporating feedback from commercial-grade Electronic Design Automation (EDA) tools into LLMs. Through iterative feedback from these tools, we refine the testbenches to achieve improved test coverage. Our case studies present promising results, demon"},"verification_status":{"content_addressed":true,"pith_receipt":true,"author_attested":false,"weak_author_claims":0,"strong_author_claims":0,"externally_anchored":false,"storage_verified":false,"citation_signatures":0,"replication_records":0,"graph_snapshot":true,"references_resolved":false,"formal_links_present":false},"canonical_record":{"source":{"id":"2406.17132","kind":"arxiv","version":2},"metadata":{"license":"http://creativecommons.org/licenses/by/4.0/","primary_cat":"cs.AR","submitted_at":"2024-06-24T20:42:40Z","cross_cats_sorted":[],"title_canon_sha256":"0592d089a2eec25fb34bcd916f2d5e4a63164aade29627fe49ccadb88a9df65b","abstract_canon_sha256":"7cfc13aac3f15a86e4d738cefffcddf65def0c76267d333cfeecb791cc68326d"},"schema_version":"1.0"},"receipt":{"kind":"pith_receipt","key_id":"pith-v1-2026-05","algorithm":"ed25519","signed_at":"2026-07-05T11:25:02.021958Z","signature_b64":"CspZT5BcAxHLGZH/W/QGA0yab8Zj/3g/bsmuaa5E2AM5gD/dpbXtWHKn9kPOpYSAx5EuPpeOFT16DYp0kZOQCg==","signed_message":"canonical_sha256_bytes","builder_version":"pith-number-builder-2026-05-17-v1","receipt_version":"0.3","canonical_sha256":"cc231f58b30fbff71ac6f434945ae8c59e1b225773430d8e63ea048fe390e115","last_reissued_at":"2026-07-05T11:25:02.021452Z","signature_status":"signed_v1","first_computed_at":"2026-07-05T11:25:02.021452Z","public_key_fingerprint":"8d4b5ee74e4693bcd1df2446408b0d54"},"graph_snapshot":{"paper":{"title":"LLM-Aided Testbench Generation and Bug Detection for Finite-State Machines","license":"http://creativecommons.org/licenses/by/4.0/","headline":"","cross_cats":[],"primary_cat":"cs.AR","authors_text":"Jitendra Bhandari, Johann Knechtel, Ramesh Karri, Ramesh Narayanaswamy, Siddharth Garg","submitted_at":"2024-06-24T20:42:40Z","abstract_excerpt":"This work investigates the potential of tailoring Large Language Models (LLMs), specifically GPT3.5 and GPT4, for the domain of chip testing. A key aspect of chip design is functional testing, which relies on testbenches to evaluate the functionality and coverage of Register-Transfer Level (RTL) designs. We aim to enhance testbench generation by incorporating feedback from commercial-grade Electronic Design Automation (EDA) tools into LLMs. Through iterative feedback from these tools, we refine the testbenches to achieve improved test coverage. Our case studies present promising results, demon"},"claims":{"count":0,"items":[],"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"source":{"id":"2406.17132","kind":"arxiv","version":2},"verdict":{"id":null,"model_set":{},"created_at":null,"strongest_claim":"","one_line_summary":"","pipeline_version":null,"weakest_assumption":"","pith_extraction_headline":""},"integrity":{"clean":true,"summary":{"advisory":0,"critical":0,"by_detector":{},"informational":0},"endpoint":"/pith/2406.17132/integrity.json","findings":[],"available":true,"detectors_run":[],"snapshot_sha256":"c28c3603d3b5d939e8dc4c7e95fa8dfce3d595e45f758748cecf8e644a296938"},"references":{"count":0,"sample":[],"resolved_work":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57","internal_anchors":0},"formal_canon":{"evidence_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"author_claims":{"count":0,"strong_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"builder_version":"pith-number-builder-2026-05-17-v1"},"aliases":[{"alias_kind":"arxiv","alias_value":"2406.17132","created_at":"2026-07-05T11:25:02.021516+00:00"},{"alias_kind":"arxiv_version","alias_value":"2406.17132v2","created_at":"2026-07-05T11:25:02.021516+00:00"},{"alias_kind":"doi","alias_value":"10.48550/arxiv.2406.17132","created_at":"2026-07-05T11:25:02.021516+00:00"},{"alias_kind":"pith_short_12","alias_value":"ZQRR6WFTB677","created_at":"2026-07-05T11:25:02.021516+00:00"},{"alias_kind":"pith_short_16","alias_value":"ZQRR6WFTB677OGWG","created_at":"2026-07-05T11:25:02.021516+00:00"},{"alias_kind":"pith_short_8","alias_value":"ZQRR6WFT","created_at":"2026-07-05T11:25:02.021516+00:00"}],"events":[],"event_summary":{},"paper_claims":[],"inbound_citations":{"count":6,"internal_anchor_count":0,"sample":[{"citing_arxiv_id":"2605.10807","citing_title":"LLMs for Secure Hardware Design and Related Problems: Opportunities and Challenges","ref_index":25,"is_internal_anchor":false},{"citing_arxiv_id":"2605.10807","citing_title":"LLMs for Secure Hardware Design and Related Problems: Opportunities and Challenges","ref_index":25,"is_internal_anchor":false},{"citing_arxiv_id":"2507.04736","citing_title":"ChipSeek: Optimizing Verilog Generation via EDA-Integrated Reinforcement Learning","ref_index":27,"is_internal_anchor":false},{"citing_arxiv_id":"2605.10807","citing_title":"LLMs for Secure Hardware Design and Related Problems: Opportunities and Challenges","ref_index":25,"is_internal_anchor":false},{"citing_arxiv_id":"2605.10807","citing_title":"LLMs for Secure Hardware Design and Related Problems: Opportunities and Challenges","ref_index":24,"is_internal_anchor":false},{"citing_arxiv_id":"2605.04704","citing_title":"UVMarvel: an Automated LLM-aided UVM Machine for Subsystem-level RTL Verification","ref_index":5,"is_internal_anchor":false}]},"formal_canon":{"evidence_count":0,"sample":[],"anchors":[]},"links":{"html":"https://pith.science/pith/ZQRR6WFTB677OGWG6Q2JIWXIYW","json":"https://pith.science/pith/ZQRR6WFTB677OGWG6Q2JIWXIYW.json","graph_json":"https://pith.science/api/pith-number/ZQRR6WFTB677OGWG6Q2JIWXIYW/graph.json","events_json":"https://pith.science/api/pith-number/ZQRR6WFTB677OGWG6Q2JIWXIYW/events.json","paper":"https://pith.science/paper/ZQRR6WFT"},"agent_actions":{"view_html":"https://pith.science/pith/ZQRR6WFTB677OGWG6Q2JIWXIYW","download_json":"https://pith.science/pith/ZQRR6WFTB677OGWG6Q2JIWXIYW.json","view_paper":"https://pith.science/paper/ZQRR6WFT","resolve_alias":"https://pith.science/api/pith-number/resolve?arxiv=2406.17132&json=true","fetch_graph":"https://pith.science/api/pith-number/ZQRR6WFTB677OGWG6Q2JIWXIYW/graph.json","fetch_events":"https://pith.science/api/pith-number/ZQRR6WFTB677OGWG6Q2JIWXIYW/events.json","actions":{"anchor_timestamp":"https://pith.science/pith/ZQRR6WFTB677OGWG6Q2JIWXIYW/action/timestamp_anchor","attest_storage":"https://pith.science/pith/ZQRR6WFTB677OGWG6Q2JIWXIYW/action/storage_attestation","attest_author":"https://pith.science/pith/ZQRR6WFTB677OGWG6Q2JIWXIYW/action/author_attestation","sign_citation":"https://pith.science/pith/ZQRR6WFTB677OGWG6Q2JIWXIYW/action/citation_signature","submit_replication":"https://pith.science/pith/ZQRR6WFTB677OGWG6Q2JIWXIYW/action/replication_record"}},"created_at":"2026-07-05T11:25:02.021516+00:00","updated_at":"2026-07-05T11:25:02.021516+00:00"}