Suchandra Banerjee

Identifiers

No identifiers captured yet.

Papers (1)

1. Satisfiability Modulo Theory based Methodology for Floorplanning in VLSI Circuits cs.AR · 2017 · author #1

Mentions

No mention provenance yet.

Frequent Coauthors

• Anand Ratna 1 shared papers
• Suchismita Roy 1 shared papers