A tunable-coupler unit cell for fluxonium qubits delivers parallel single-qubit gate fidelities near 99.99% and two-qubit CZ fidelities around 99%, validated by generating up to 10-qubit GHZ states in a 22-qubit processor.
Vall´ es-Sanclemente, T
4 Pith papers cite this work. Polarity classification is still indexing.
4
Pith papers citing it
fields
quant-ph 4years
2026 4representative citing papers
A double transmon coupler enables a parametric iSWAP gate with 99.827% fidelity in 40 ns between transmon qubits.
Symmetrically coupled dispersive readout achieves 384 ns single-shot erasure detection on dual-rail qubits with 6.0(2)×10^{-4} residual error per check and enables parallel erasure checks during single-qubit gates with median 7.2×10^{-5} error per gate.
A system-level design methodology for scalable fluxonium processors with double-transmon couplers that supports high-fidelity gates, fast reset, and dispersive readout through frequency partitioning under realistic constraints.
citing papers explorer
-
Scalable Fluxonium Quantum Processors via Tunable-Coupler Architecture
A tunable-coupler unit cell for fluxonium qubits delivers parallel single-qubit gate fidelities near 99.99% and two-qubit CZ fidelities around 99%, validated by generating up to 10-qubit GHZ states in a 22-qubit processor.
-
High-fidelity iSWAP gate with Double Transmon Coupler
A double transmon coupler enables a parametric iSWAP gate with 99.827% fidelity in 40 ns between transmon qubits.
-
Fast, High-Fidelity Erasure Detection of Dual-Rail Qubits with Symmetrically Coupled Readout
Symmetrically coupled dispersive readout achieves 384 ns single-shot erasure detection on dual-rail qubits with 6.0(2)×10^{-4} residual error per check and enables parallel erasure checks during single-qubit gates with median 7.2×10^{-5} error per gate.
-
System-Level Design of Scalable Fluxonium Quantum Processors with Double-Transmon Couplers
A system-level design methodology for scalable fluxonium processors with double-transmon couplers that supports high-fidelity gates, fast reset, and dispersive readout through frequency partitioning under realistic constraints.