DRAM bit erasure is most energy-efficient when slow and quasistatic while SRAM is most efficient when operated quickly due to state-maintenance costs.
Title resolution pending
1 Pith paper cite this work. Polarity classification is still indexing.
1
Pith paper citing it
fields
cond-mat.stat-mech 1years
2026 1verdicts
CONDITIONAL 1representative citing papers
citing papers explorer
-
Optimal control of bit erasure in stochastic random access memory
DRAM bit erasure is most energy-efficient when slow and quasistatic while SRAM is most efficient when operated quickly due to state-maintenance costs.