A two-queue circular design stores synaptic delays in digital spiking chips with memory proportional to activation sparsity times input size.
Davies, N Srinivasa, T-H
1 Pith paper cite this work. Polarity classification is still indexing.
1
Pith paper citing it
fields
cs.NE 1years
2025 1verdicts
CONDITIONAL 1representative citing papers
citing papers explorer
-
Efficient Synaptic Delay Implementation in Digital Event-Driven AI Accelerators
A two-queue circular design stores synaptic delays in digital spiking chips with memory proportional to activation sparsity times input size.