A centralized EVU-APMU hardware architecture collects and processes performance counter data on a dedicated side processor, demonstrated on a RISC-V SoC for memory regulation and function-level profiling.
Title resolution pending
1 Pith paper cite this work. Polarity classification is still indexing.
1
Pith paper citing it
fields
cs.AR 1years
2026 1verdicts
CONDITIONAL 1representative citing papers
citing papers explorer
-
A Centralized Performance Monitoring Architecture for Heterogeneous Multicore SoCs
A centralized EVU-APMU hardware architecture collects and processes performance counter data on a dedicated side processor, demonstrated on a RISC-V SoC for memory regulation and function-level profiling.