Dynamically scaling both FPGA core and block-RAM voltage rails in tandem, guided by resource-level libraries and workload prediction, yields about 4X power reduction over nominal operation and 33.6% improvement over single-rail DVFS.
A universal self-calibrating dynamic voltage and frequency scaling (dvfs) scheme with thermal compensation for energy savings in fpgas,
1 Pith paper cite this work. Polarity classification is still indexing.
1
Pith paper citing it
fields
cs.AR 1years
2019 1verdicts
CONDITIONAL 1representative citing papers
citing papers explorer
-
Workload-Aware Opportunistic Energy Efficiency in Multi-FPGA Platforms
Dynamically scaling both FPGA core and block-RAM voltage rails in tandem, guided by resource-level libraries and workload prediction, yields about 4X power reduction over nominal operation and 33.6% improvement over single-rail DVFS.