A bias-programmable three-nanocryotron gate implements coincidence and odd-parity detection on SNSPD outputs with bit-error rates below 3.2e-2 and drives capacitive loads up to 1.15 V.
Toomey , author K
2 Pith papers cite this work. Polarity classification is still indexing.
2
Pith papers citing it
years
2026 2representative citing papers
A programmable superconducting LIF neuron with intrinsic static memory and dual-timescale plasticity achieves 45 GHz operation and femtojoule energy per spike.
citing papers explorer
-
Reconfigurable Superconducting Logic for On-Chip Photon Coincidence Detection
A bias-programmable three-nanocryotron gate implements coincidence and odd-parity detection on SNSPD outputs with bit-error rates below 3.2e-2 and drives capacitive loads up to 1.15 V.
-
Programmable superconducting neuron with intrinsic in-memory computation and dual-timescale plasticity for ultra-efficient neuromorphic computing
A programmable superconducting LIF neuron with intrinsic static memory and dual-timescale plasticity achieves 45 GHz operation and femtojoule energy per spike.