pith. machine review for the scientific record. sign in

Realbench: Benchmarking verilog generation models with real-world ip designs.arXiv preprint arXiv:2507.16200

3 Pith papers cite this work. Polarity classification is still indexing.

3 Pith papers citing it

fields

cs.AR 3

years

2026 3

verdicts

UNVERDICTED 3

representative citing papers

HAVEN: Hybrid Automated Verification ENgine for UVM Testbench Synthesis with LLMs

cs.AR · 2026-04-30 · unverdicted · novelty 7.0

HAVEN combines LLM agents for planning and gap analysis with protocol-specific templates and a custom DSL to generate correct UVM testbenches, achieving 100% compilation success, 90.6% code coverage, and 87.9% functional coverage on 19 open-source designs across three protocols.

InCoder-32B-Thinking: Industrial Code World Model for Thinking

cs.AR · 2026-04-03 · unverdicted · novelty 6.0

InCoder-32B-Thinking uses error-feedback synthesized thinking traces and a code world model to reach top open-source scores on general and industrial code benchmarks including 81.3% on LiveCodeBench and 84.0% on CAD-Coder.

citing papers explorer

Showing 3 of 3 citing papers.