A framework called H2 combines a unified PyTorch interface, device-direct RDMA, and automatically searched pipeline parallelism to train a 100B model on over 1,000 heterogeneous chips, with up to 16.37% higher aggregate throughput than separate homogeneous runs.
ZeroPP: Unleashing Exceptional Parallelism Efficiency through Tensor-Parallelism-Free Methodology
1 Pith paper cite this work. Polarity classification is still indexing.
abstract
Large-scale models rely heavily on 3D parallelism for distributed training, which utilizes tensor parallelism (TP) as the intra-operator parallelism to partition model states across GPUs. However, TP introduces significant communication overheads and complexity in modifying single-GPU code. In this paper, we propose a TP-free distributed framework ZeroPP, which leverages the hybrid of scalable inter-operator pipeline parallelism and intra-operator fully sharded data parallelism to train models at scale, reducing memory consumption and enabling high training efficiency. Through extensive experimentation, we demonstrate that ZeroPP achieves significant performance gains of up to 33% compared to conventional 3D parallelism while maintaining comparable GPU memory consumption.
citation-role summary
citation-polarity summary
fields
cs.DC 1years
2025 1verdicts
CONDITIONAL 1roles
background 1polarities
unclear 1representative citing papers
citing papers explorer
-
H2:Towards Efficient Large-Scale LLM Training on Hyper-Heterogeneous Cluster over 1,000 Chips
A framework called H2 combines a unified PyTorch interface, device-direct RDMA, and automatically searched pipeline parallelism to train a 100B model on over 1,000 heterogeneous chips, with up to 16.37% higher aggregate throughput than separate homogeneous runs.