A dual-MCU design keeps a PLC's I/O cycle time fixed at 1 ms during network flooding, whereas a conventional PLC's cycle time degrades by up to 10x.
Protection of Control Networks Using a One-way Link,
1 Pith paper cite this work. Polarity classification is still indexing.
1
Pith paper citing it
fields
cs.CR 1years
2019 1verdicts
CONDITIONAL 1representative citing papers
citing papers explorer
-
A Secure Dual-MCU Architecture for Robust Communication of IIoT Devices
A dual-MCU design keeps a PLC's I/O cycle time fixed at 1 ms during network flooding, whereas a conventional PLC's cycle time degrades by up to 10x.