A controller-side hybrid RS/CRC ECC framework with importance-adaptive protection can sustain LLM inference at raw HBM bit error rates up to 1e-3, at a simulated throughput/accuracy cost the paper reports as 78%/97%.
{LDPC- in-SSD}: Making advanced error correction codes work effectively in solid state drives,
1 Pith paper cite this work. Polarity classification is still indexing.
1
Pith paper citing it
citation-role summary
background 1
citation-polarity summary
fields
cs.AR 1years
2025 1verdicts
CONDITIONAL 1roles
background 1polarities
unclear 1representative citing papers
citing papers explorer
-
Breaking the HBM Bit Cost Barrier: Domain-Specific ECC for AI Inference Infrastructure
A controller-side hybrid RS/CRC ECC framework with importance-adaptive protection can sustain LLM inference at raw HBM bit error rates up to 1e-3, at a simulated throughput/accuracy cost the paper reports as 78%/97%.