Pith. sign in

Title resolution pending

https://doi · 2022 · DOI 10.1109/tvlsi.2022.3197282 · arXiv 2022.319728

1 Pith paper cite this work. Polarity classification is still indexing.

1 Pith paper citing it
open at publisher browse 1 citing papers arXiv PDF

Title metadata for this work has not finished resolving. The hub is built from the citation graph; the title resolver retries DOI and OpenAlex on its next pass.

fields

cs.AR 1

years

2026 1

verdicts

CONDITIONAL 1

representative citing papers

ELiTeFormer: An Efficient Transformer for FPGAs

cs.AR · 2026-07-04 · conditional · novelty 6.0

Hybrid linear attention plus ternary projections, co-designed with a multiplier-free PE, deliver 10× weight and 12.8× KV-cache compression with competitive MMLU and FPGA speedups over LLaMA 3 on A100.

citing papers explorer

Showing 1 of 1 citing paper.

  • ELiTeFormer: An Efficient Transformer for FPGAs cs.AR · 2026-07-04 · conditional · none · ref 20

    Hybrid linear attention plus ternary projections, co-designed with a multiplier-free PE, deliver 10× weight and 12.8× KV-cache compression with competitive MMLU and FPGA speedups over LLaMA 3 on A100.