A ReRAM computing-in-memory accelerator using thermal device noise for stochastic binarization removes ADCs and explicit activation circuits, reporting 142% higher TOPS/W and 58% lower energy with 96.7% MNIST accuracy.
Neurosim+: An integrated device- to-algorithm framework for benchmarking synaptic devices and array architectures,
1 Pith paper cite this work. Polarity classification is still indexing.
1
Pith paper citing it
citation-role summary
background 1
citation-polarity summary
fields
cs.AR 1years
2024 1verdicts
CONDITIONAL 1roles
background 1polarities
unclear 1representative citing papers
citing papers explorer
-
A Fully Hardware Implemented Accelerator Design in ReRAM Analog Computing without ADCs
A ReRAM computing-in-memory accelerator using thermal device noise for stochastic binarization removes ADCs and explicit activation circuits, reporting 142% higher TOPS/W and 58% lower energy with 96.7% MNIST accuracy.