A proposed JPA gain-profile co-design aims to remove Purcell filters from superconducting readout, together with a low-power CMOS SoC receiver, both supported only by simulation.
Title resolution pending
1 Pith paper cite this work. Polarity classification is still indexing.
1
Pith paper citing it
fields
quant-ph 1years
2025 1verdicts
REJECT 1representative citing papers
citing papers explorer
-
Design of Advanced Readout and System-on-Chip Analog Circuits for Quantum Chip
A proposed JPA gain-profile co-design aims to remove Purcell filters from superconducting readout, together with a low-power CMOS SoC receiver, both supported only by simulation.