SPiME is a parameterized FPGA architecture for parallel AES-128 encryption in processing-in-memory arrays, claiming sub-5% logic utilization at 4096 units and over 25 Gbps throughput.
An overlay architec- ture for pattern matching
1 Pith paper cite this work. Polarity classification is still indexing.
1
Pith paper citing it
citation-role summary
background 1
citation-polarity summary
fields
cs.CR 1years
2025 1verdicts
REJECT 1roles
background 1polarities
support 1representative citing papers
citing papers explorer
-
Toward a Lightweight, Scalable, and Parallel Secure Encryption Engine
SPiME is a parameterized FPGA architecture for parallel AES-128 encryption in processing-in-memory arrays, claiming sub-5% logic utilization at 4096 units and over 25 Gbps throughput.