A server-driven adaptive ADC sampling architecture for wireless iBCIs achieves up to 40 mW power reduction and 3.2x lower FPGA utilization while preserving motor and visual decoding accuracy.
An unsupervised compressed sensing algorithm for multi-channel neural recording and spike sorting,
1 Pith paper cite this work. Polarity classification is still indexing.
1
Pith paper citing it
fields
cs.NI 1years
2026 1verdicts
UNVERDICTED 1representative citing papers
citing papers explorer
-
An Efficient Wireless iBCI Headstage with Adaptive ADC Sample Rate
A server-driven adaptive ADC sampling architecture for wireless iBCIs achieves up to 40 mW power reduction and 3.2x lower FPGA utilization while preserving motor and visual decoding accuracy.