Pith. sign in

Efficient Tabular Data Preprocessing of ML Pipelines

1 Pith paper cite this work. Polarity classification is still indexing.

1 Pith paper citing it
abstract

Data preprocessing pipelines, which includes data decoding, cleaning, and transforming, are a crucial component of Machine Learning (ML) training. Thy are computationally intensive and often become a major bottleneck, due to the increasing performance gap between the CPUs used for preprocessing and the GPUs used for model training. Recent studies show that a significant number of CPUs across several machines are required to achieve sufficient throughput to saturate the GPUs, leading to increased resource and energy consumption. When the pipeline involves vocabulary generation, the preprocessing performance scales poorly due to significant row-wise synchronization overhead between different CPU cores and servers. To address this limitation, in this paper we present the design of Piper, a hardware accelerator for tabular data preprocessing, prototype it on FPGAs, and demonstrate its potential for training pipelines of commercial recommender systems. Piper achieves 4.7 $\sim$ 71.3$\times$ speedup in latency over a 128-core CPU server and outperforms a data-center GPU by 4.8$\sim$ 20.3$\times$ when using binary input. The impressive performance showcases Piper's potential to increase the efficiency of data preprocessing pipelines and significantly reduce their resource consumption.

citation-role summary

background 1

citation-polarity summary

fields

cs.AR 1

years

2025 1

verdicts

CONDITIONAL 1

roles

background 1

polarities

unclear 1

representative citing papers

RoCE BALBOA: Service-enhanced Data Center RDMA for SmartNICs

cs.AR · 2025-07-27 · conditional · novelty 6.0

RoCE BALBOA is an open-source, 100G-capable RoCE v2 RDMA stack for FPGAs that interoperates with standard switches and NICs and supports line-rate service offloads with direct GPU memory access.

citing papers explorer

Showing 1 of 1 citing paper.

  • RoCE BALBOA: Service-enhanced Data Center RDMA for SmartNICs cs.AR · 2025-07-27 · conditional · none · ref 82 · internal anchor

    RoCE BALBOA is an open-source, 100G-capable RoCE v2 RDMA stack for FPGAs that interoperates with standard switches and NICs and supports line-rate service offloads with direct GPU memory access.