A network-of-streams ISA abstraction lets a heterogeneous FPGA+AI-engine chip switch between DNN computations with minimal control overhead, achieving 6.1x lower latency and 2.4x-3.2x higher throughput than the prior best FPGA design.
Title resolution pending
1 Pith paper cite this work. Polarity classification is still indexing.
1
Pith paper citing it
fields
cs.AR 1years
2024 1verdicts
CONDITIONAL 1representative citing papers
citing papers explorer
-
Reconfigurable Stream Network Architecture
A network-of-streams ISA abstraction lets a heterogeneous FPGA+AI-engine chip switch between DNN computations with minimal control overhead, achieving 6.1x lower latency and 2.4x-3.2x higher throughput than the prior best FPGA design.