The first fully automated open-source flow converts edge-triggered flip-flop RTL to two-phase latch designs with non-overlapping clocks, achieving 29% average power reduction and timing closure via time borrowing.
2024.techmap — Yosys 0.35 Documentation
1 Pith paper cite this work. Polarity classification is still indexing.
1
Pith paper citing it
fields
cs.AR 1years
2026 1verdicts
UNVERDICTED 1representative citing papers
citing papers explorer
-
An Open-Source Flow for Single-Phase, Edge-Triggered to Two-Phase, Non-Overlapping Clocking Conversion
The first fully automated open-source flow converts edge-triggered flip-flop RTL to two-phase latch designs with non-overlapping clocks, achieving 29% average power reduction and timing closure via time borrowing.