VERIRL applies reinforcement learning with a trace-back rescore mechanism and sample-balanced weighting to achieve state-of-the-art Verilog code generation.
Title resolution pending
1 Pith paper cite this work. Polarity classification is still indexing.
1
Pith paper citing it
fields
cs.LG 1years
2025 1verdicts
UNVERDICTED 1representative citing papers
citing papers explorer
-
VERIRL: Boosting the LLM-based Verilog Code Generation via Reinforcement Learning
VERIRL applies reinforcement learning with a trace-back rescore mechanism and sample-balanced weighting to achieve state-of-the-art Verilog code generation.