SACHI reuses CPU L1 cache for all-digital Ising acceleration and reports 300x performance and 80x energy gains over BRIM on asset allocation, molecular dynamics, image segmentation, and TSP.
Oim: Oscillator-based ising machines for solving combinatorial optimisation problems,
1 Pith paper cite this work. Polarity classification is still indexing.
1
Pith paper citing it
fields
cs.AR 1years
2026 1verdicts
UNVERDICTED 1representative citing papers
citing papers explorer
-
A detailed algorithmic study on a reuse-aware, near memory, all-digital Ising machine
SACHI reuses CPU L1 cache for all-digital Ising acceleration and reports 300x performance and 80x energy gains over BRIM on asset allocation, molecular dynamics, image segmentation, and TSP.