AIGOR generates modular, timestep-synchronized FPGA SNN cores from a declarative spec and matches snnTorch accuracy and NEST spike patterns on the same Versal cores across two FPGAs.
Title resolution pending
1 Pith paper cite this work, alongside 44 external citations. Polarity classification is still indexing.
1
Pith paper citing it
44
external citations · external index
fields
cs.AR 1years
2026 1verdicts
CONDITIONAL 1representative citing papers
citing papers explorer
-
AIGOR: A Modular, Event-Driven Neuromorphic Architecture for Configurable SNN Inference
AIGOR generates modular, timestep-synchronized FPGA SNN cores from a declarative spec and matches snnTorch accuracy and NEST spike patterns on the same Versal cores across two FPGAs.