VeriHGN unifies circuit netlists and spatial layout grids in a heterogeneous graph for more accurate early congestion prediction in chip design verification.
Title resolution pending
1 Pith paper cite this work. Polarity classification is still indexing.
1
Pith paper citing it
fields
cs.AR 1years
2026 1verdicts
UNVERDICTED 1representative citing papers
citing papers explorer
-
VeriHGN: Heterogeneous Graph-Based Congestion Prediction for Chip Layout Verification
VeriHGN unifies circuit netlists and spatial layout grids in a heterogeneous graph for more accurate early congestion prediction in chip design verification.