A practical guide for analog VLSI designers to tape out integrated circuits using the SCL 180nm CMOS foundry.
https://www.isro.gov.in/research-and- academia-interface
1 Pith paper cite this work. Polarity classification is still indexing.
1
Pith paper citing it
fields
eess.SP 1years
2019 1verdicts
UNVERDICTED 1representative citing papers
citing papers explorer
-
From design to tape-out in SCL 180nm CMOS integrated circuit fabrication technology
A practical guide for analog VLSI designers to tape out integrated circuits using the SCL 180nm CMOS foundry.