BZL integrates UVM verification, FPGA validation, and CI/CD automation into a continuous pre-silicon V&V loop for RISC-V chip designs.
Reusable Verification En- vironment for a RISC-V Vector Accelerator.DVCon Europe
1 Pith paper cite this work. Polarity classification is still indexing.
1
Pith paper citing it
fields
cs.AR 1years
2026 1verdicts
UNVERDICTED 1representative citing papers
citing papers explorer
-
Verification and Validation (V&V)-in-the-Loop for RISC-V Design: The Holistic Vision of BZL
BZL integrates UVM verification, FPGA validation, and CI/CD automation into a continuous pre-silicon V&V loop for RISC-V chip designs.