TileLoom compiles tile-based languages to spatial dataflow hardware by distributing tiles across cores and optimizing data reuse via on-chip networks, delivering vendor-comparable performance on Tenstorrent systems.
Networks on chips: A new SoC paradigm.Computer, 35(1):70–78, 2002
1 Pith paper cite this work. Polarity classification is still indexing.
1
Pith paper citing it
fields
cs.DC 1years
2025 1verdicts
UNVERDICTED 1representative citing papers
citing papers explorer
-
TileLoom: Automatic Dataflow Planning for Tile-Based Languages on Spatial Dataflow Accelerators
TileLoom compiles tile-based languages to spatial dataflow hardware by distributing tiles across cores and optimizing data reuse via on-chip networks, delivering vendor-comparable performance on Tenstorrent systems.