A sparse-friendly systolic array reuses a small number of MAC units across a larger virtual grid to exploit unstructured weight sparsity, with simulated area and power efficiency gains in a commercial 16-nm process.
Eie: Efficient inference engine on compressed deep neural network,
1 Pith paper cite this work. Polarity classification is still indexing.
1
Pith paper citing it
citation-role summary
background 1
citation-polarity summary
fields
cs.AR 1years
2025 1verdicts
CONDITIONAL 1roles
background 1polarities
background 1representative citing papers
citing papers explorer
-
VUSA: Virtually Upscaled Systolic Array Architecture to Exploit Unstructured Sparsity in AI Acceleration
A sparse-friendly systolic array reuses a small number of MAC units across a larger virtual grid to exploit unstructured weight sparsity, with simulated area and power efficiency gains in a commercial 16-nm process.