A bistable vortex memory array is repurposed as a 4-bit multiplier and matrix-vector multiplier, simulated at 20 GHz with a claimed 50 ps latency.
Title resolution pending
1 Pith paper cite this work. Polarity classification is still indexing.
1
Pith paper citing it
fields
cond-mat.supr-con 1years
2025 1verdicts
CONDITIONAL 1representative citing papers
citing papers explorer
-
Optimized Bistable Vortex Memory Arrays for Superconducting In-Memory Matrix-Vector Multiplication
A bistable vortex memory array is repurposed as a 4-bit multiplier and matrix-vector multiplier, simulated at 20 GHz with a claimed 50 ps latency.