A fully digital, FPGA-based framework that detects interposer tampering and hardware Trojans in neighboring chiplets by sensing impedance fluctuations on the shared power delivery network.
Know time to die–integrity checking for zero trust chiplet-based systems using between-die delay pufs,
1 Pith paper cite this work. Polarity classification is still indexing.
1
Pith paper citing it
fields
cs.CR 1years
2025 1verdicts
CONDITIONAL 1representative citing papers
citing papers explorer
-
ChipletQuake: On-die Digital Impedance Sensing for Chiplet and Interposer Verification
A fully digital, FPGA-based framework that detects interposer tampering and hardware Trojans in neighboring chiplets by sensing impedance fluctuations on the shared power delivery network.