VerCors-relaxed encodes SLR logic to automatically verify weak memory concurrent programs with realistic performance on literature examples.
Title resolution pending
1 Pith paper cite this work. Polarity classification is still indexing.
1
Pith paper citing it
fields
cs.LO 1years
2026 1verdicts
UNVERDICTED 1representative citing papers
citing papers explorer
-
Deductive Verification of Weak Memory Programs with View-based Protocols (extended version)
VerCors-relaxed encodes SLR logic to automatically verify weak memory concurrent programs with realistic performance on literature examples.