PrefixWall mitigates APC side channels in multi-tenant LLM systems via selective prefix isolation, delivering up to 70% higher cache reuse and 30% lower latency than full-isolation baselines.
Peephole optimization for quantum approximate synthesis
3 Pith papers cite this work. Polarity classification is still indexing.
citation-role summary
citation-polarity summary
years
2026 3roles
background 2polarities
background 2representative citing papers
An architecture-aware unitary-synthesis transpiler is claimed to cut CNOT counts by 6-36% and run 39-940x faster than Qiskit/TKET/Pennylane on IQM Garnet and IBM Marrakesh circuits with 3-11 qubits.
A survey of quantum adversarial machine learning covering attacks, countermeasures, theoretical underpinnings, trends, and challenges.
citing papers explorer
-
PrefixWall: Mitigating Prefix Caching Side Channels in Shared LLM Systems
PrefixWall mitigates APC side channels in multi-tenant LLM systems via selective prefix isolation, delivering up to 70% higher cache reuse and 30% lower latency than full-isolation baselines.
-
Architecture-aware Unitary Synthesis
An architecture-aware unitary-synthesis transpiler is claimed to cut CNOT counts by 6-36% and run 39-940x faster than Qiskit/TKET/Pennylane on IQM Garnet and IBM Marrakesh circuits with 3-11 qubits.
-
Quantum Adversarial Machine Learning: From Classical Adaptations to Quantum-Native Methods
A survey of quantum adversarial machine learning covering attacks, countermeasures, theoretical underpinnings, trends, and challenges.