A fully pipelined ASIC implementation of step-length line segment detection processes one pixel per clock cycle, achieving 325 FPS at VGA and 25.54 mW at 100 MHz in 45nm.
A comprehensive review of image line segment detection and description: Taxonomies, comparisons, and challenges,
1 Pith paper cite this work. Polarity classification is still indexing.
1
Pith paper citing it
citation-role summary
background 1
citation-polarity summary
fields
cs.AR 1years
2026 1verdicts
CONDITIONAL 1roles
background 1polarities
background 1representative citing papers
citing papers explorer
-
A Low-Latency ASIC Architecture for Real-Time Line Segment Detection
A fully pipelined ASIC implementation of step-length line segment detection processes one pixel per clock cycle, achieving 325 FPS at VGA and 25.54 mW at 100 MHz in 45nm.