A design framework for distributed vertical power delivery in HPC systems achieves 84% end-to-end efficiency for 48V-to-1V conversion while using 54% of the area under the load.
Power-Integrity Modeling of VR Faults in High-Performance Applications
1 Pith paper cite this work. Polarity classification is still indexing.
abstract
Distributed vertical power delivery has emerged as a promising approach to meet aggressive current-density, efficiency, and transient response requirements in high-performance computing systems. Tight integration of voltage regulators within stacked substrates, however, increases the vulnerability of the power delivery system to short-circuit and open-circuit faults arising from elevated thermal and mechanical stresses. Such faults can propagate through the shared power delivery network, leading to rapid degradation of system-wide efficiency at worst-case rates of up to 0.5% per microsecond. Advanced fault-tolerant power management strategies are therefore required to ensure efficient power delivery. A real-time fault-detection and isolation methodology are proposed in this paper for vertical power delivery systems. The methodology is developed based on an analytical inductor-current models that rely solely on signals available within the converter control circuitry, thereby eliminating additional sensing overhead. The proposed framework is designed and simulated in SPICE environment, demonstrating sub-microsecond fault detection and effective dual-fuse isolation, maintaining uninterrupted power delivery with a system-wide efficiency degradation of less than 2%.
fields
eess.SY 1years
2026 1verdicts
UNVERDICTED 1representative citing papers
citing papers explorer
-
A Comprehensive Design Framework for Vertical Power Delivery in High-Performance Computing
A design framework for distributed vertical power delivery in HPC systems achieves 84% end-to-end efficiency for 48V-to-1V conversion while using 54% of the area under the load.