An FPGA accelerator encodes spike positions to skip zero activations in a spike-driven Transformer, reporting 307.2 GSOP/s peak throughput and 25.6 GSOP/W energy efficiency.
An Event-driven Spiking Neural Network Accelerator with On-chip Sparse Weight,
1 Pith paper cite this work. Polarity classification is still indexing.
1
Pith paper citing it
citation-role summary
background 1
citation-polarity summary
fields
cs.AR 1years
2025 1verdicts
CONDITIONAL 1roles
background 1polarities
background 1representative citing papers
citing papers explorer
-
An Efficient Sparse Hardware Accelerator for Spike-Driven Transformer
An FPGA accelerator encodes spike positions to skip zero activations in a spike-driven Transformer, reporting 307.2 GSOP/s peak throughput and 25.6 GSOP/W energy efficiency.