WIO enables reversible computational storage on CXL SSDs via WebAssembly actors and zero-copy migration, achieving up to 2x throughput and 3.75x lower write latency.
Basic performance measurements of the intel optane DC persistent memory module,
3 Pith papers cite this work. Polarity classification is still indexing.
3
Pith papers citing it
citation-role summary
background 1
citation-polarity summary
verdicts
UNVERDICTED 3roles
background 1polarities
background 1representative citing papers
TicToc integrates TIC and TOC DRAM cache organizations with dirty-bit optimizations to deliver 10% speedup over baseline TIC in 4GB DRAM cache evaluations against 3D-XPoint memory while using only 34KB SRAM.
RRIP-AOB and ETR enable stateful replacement in 2GB DRAM caches for 18% speedup using <1KB SRAM by reducing state-tracking bandwidth 70%.
citing papers explorer
-
WIO: Upload-Enabled Computational Storage on CXL SSDs
WIO enables reversible computational storage on CXL SSDs via WebAssembly actors and zero-copy migration, achieving up to 2x throughput and 3.75x lower write latency.
-
TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems
TicToc integrates TIC and TOC DRAM cache organizations with dirty-bit optimizations to deliver 10% speedup over baseline TIC in 4GB DRAM cache evaluations against 3D-XPoint memory while using only 34KB SRAM.
-
To Update or Not To Update?: Bandwidth-Efficient Intelligent Replacement Policies for DRAM Caches
RRIP-AOB and ETR enable stateful replacement in 2GB DRAM caches for 18% speedup using <1KB SRAM by reducing state-tracking bandwidth 70%.