A RISC-V instruction-set extension with a weight-embedded lookahead counter and a variable-cycle MAC unit accelerates sparse DNN inference on FPGAs by up to 5x at modest resource cost.
hub
The Internet of Things (IoT): Applications, In- vestments, and Challenges for Enterprises
1 Pith paper cite this work, alongside 2,784 external citations. Polarity classification is still indexing.
1
Pith paper citing it
2,784
external citations · OpenAlex
hub tools
fields
cs.LG 1years
2025 1verdicts
CONDITIONAL 1representative citing papers
citing papers explorer
-
Hardware/Software Co-Design of RISC-V Extensions for Accelerating Sparse DNNs on FPGAs
A RISC-V instruction-set extension with a weight-embedded lookahead counter and a variable-cycle MAC unit accelerates sparse DNN inference on FPGAs by up to 5x at modest resource cost.