Jointly optimizing chiplet placement and inter-chiplet topology reduces ICI latency by up to 62% for cache-coherent traffic versus a 2D mesh baseline.
Bunch of Wires (BoW) PHY Specification,
1 Pith paper cite this work. Polarity classification is still indexing.
1
Pith paper citing it
fields
cs.AR 1years
2025 1verdicts
CONDITIONAL 1representative citing papers
citing papers explorer
-
PlaceIT: Placement-based Inter-Chiplet Interconnect Topologies
Jointly optimizing chiplet placement and inter-chiplet topology reduces ICI latency by up to 62% for cache-coherent traffic versus a 2D mesh baseline.