Pith. sign in

Retrieve, Schedule, Reflect: LLM Agents for Chip QoR Optimization

1 Pith paper cite this work. Polarity classification is still indexing.

1 Pith paper citing it
abstract

Modern chip design requires multi-objective optimization of timing, power, and area under stringent time-to-market constraints. Although powerful optimization algorithms are integrated into EDA tools, achieving high QoR hinges on effective long-horizon scheduling, which relies heavily on manual expert intervention. To address this issue and automate chip design, we propose an agentic LLM framework that schedules chip optimizations through direct interaction with EDA tools. The agent is grounded in natural language expertise expressed as a search tree through retrieval-augmented generation (RAG). We further improve scheduling quality with Pareto-driven QoR feedback through language reflection. Experimental results show that, compared with black-box search methods such as reinforcement learning, our framework achieves 10% greater timing improvement while consuming less power and area, with more than 4x speedup. The post-optimization QoR is also comparable to that achieved by human experts. Finally, the agent supports customized tasks expressed in natural language, enabling preferential QoR trade-offs. The code and chip design data will be publicly available at https://github.com/YiKangOY/Open-LLM-ECO.

fields

cs.AI 1

years

2026 1

verdicts

CONDITIONAL 1

representative citing papers

AgenticECO: An Agentic Framework for ECO on 3D Integrated Circuits

cs.AI · 2026-08-04 · conditional · novelty 6.0

An agentic framework with a minimal-disturbance router and independent verifier clears post-route hybrid-bond spacing defects in 3D-IC designs (7/9 on one backbone, 9/9 on another) with low disturbance and zero clock-net changes.

citing papers explorer

Showing 1 of 1 citing paper.

  • AgenticECO: An Agentic Framework for ECO on 3D Integrated Circuits cs.AI · 2026-08-04 · conditional · none · ref 12 · internal anchor

    An agentic framework with a minimal-disturbance router and independent verifier clears post-route hybrid-bond spacing defects in 3D-IC designs (7/9 on one backbone, 9/9 on another) with low disturbance and zero clock-net changes.