CPPL turns LLM hardware generation into a statically checkable frontend by pairing a Python DSL with a JSON-based circuit IR that a compiler validates and lowers to CIRCT.
SymRTLO: Enhancing RTL Code Optimization with LLMs and Neuron-Inspired Symbolic Reasoning,
1 Pith paper cite this work. Polarity classification is still indexing.
1
Pith paper citing it
fields
cs.AR 1years
2026 1verdicts
UNVERDICTED 1representative citing papers
citing papers explorer
-
CPPL: A Circuit Prompt Programming Language
CPPL turns LLM hardware generation into a statically checkable frontend by pairing a Python DSL with a JSON-based circuit IR that a compiler validates and lowers to CIRCT.