VeriRAG is a RAG-based LLM framework that repairs Verilog RTL designs for DFT compliance using a curated dataset VeriDFT and achieves a 7.72-fold higher successful repair rate than zero-shot prompting.
Deep learning-based integrated circuit surface defect detection: Addressing information density imbalance for industrial application,
1 Pith paper cite this work. Polarity classification is still indexing.
1
Pith paper citing it
fields
cs.AR 1years
2025 1verdicts
UNVERDICTED 1representative citing papers
citing papers explorer
-
VeriRAG: A Retrieval-Augmented Framework for Automated RTL Testability Repair
VeriRAG is a RAG-based LLM framework that repairs Verilog RTL designs for DFT compliance using a curated dataset VeriDFT and achieves a 7.72-fold higher successful repair rate than zero-shot prompting.