An FPGA emulation of the NVDLA accelerator with injectable multiplier faults performs fault-tolerance analysis of ResNet-18 at 217 inferences per second, much faster than the cited software simulator.
Title resolution pending
1 Pith paper cite this work. Polarity classification is still indexing.
1
Pith paper citing it
fields
cs.AR 1years
2025 1verdicts
CONDITIONAL 1representative citing papers
citing papers explorer
-
Late Breaking Result: FPGA-Based Emulation and Fault Injection for CNN Inference Accelerators
An FPGA emulation of the NVDLA accelerator with injectable multiplier faults performs fault-tolerance analysis of ResNet-18 at 217 inferences per second, much faster than the cited software simulator.